ELF Application Binary Interface Supplement
First Edition (March 2001)
This edition applies to version 2, release 2, modification 16 of the LINUX kernel and to all subsequent releases and modifications until otherwise indicated in new editions.

© Copyright International Business Machines Corporation 2001. All rights reserved.
US Government Users Restricted Rights – Use, duplication or disclosure restricted by GSA ADP Schedule Contract with IBM Corp.
Contents

Figures ........................................ v

Tables .......................................... vii

About this book ............................... ix
Who should read this book .................... ix
Prerequisite and related information ........ ix
How to send your comments .................. ix

Summary of changes ............................ xi

Chapter 1. Low-level system information 1
Machine interface ............................ 2
  Processor architecture .................... 2
  Data representation ....................... 3
Function calling sequence ................... 9
  Registers .................................. 9
  The stack frame .......................... 10
  Parameter passing ........................ 12
  Variable argument lists .................. 14
  Return values ............................ 15
Operating system interface .................. 15
  Virtual address space ................... 15
  Page size ................................ 15
  Virtual address assignments ............ 16
  Managing the process stack ............. 16
  Coding guidelines ....................... 16
  Processor execution modes .............. 17
Exception interface .......................... 18
Process initialization ....................... 18
  Registers ................................ 19
  Process stack ............................ 19
Coding examples ............................. 22

Chapter 2. Object files ....................... 35
ELF Header .................................. 35
  Machine Information ...................... 35
Sections .................................... 35
  Special Sections ........................ 35
Symbol Table ................................ 36
Relocation .................................. 36

Chapter 3. Program loading and
dynamic linking ............................... 41
Program Loading ............................. 41
Dynamic Linking ............................. 45
  Dynamic Section ........................ 45
  Global Offset Table ...................... 45
  Function Addresses ...................... 46
  Procedure Linkage Table ............... 46

Notices ..................................... 49
Programming interface information ......... 50
Trademarks .................................. 50

Bibliography ................................ 51

Index ....................................... 53
## Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Bit and byte numbering in halfwords</td>
<td>3</td>
</tr>
<tr>
<td>2</td>
<td>Bit and byte numbering in words</td>
<td>3</td>
</tr>
<tr>
<td>3</td>
<td>Bit and byte numbering in doublewords</td>
<td>3</td>
</tr>
<tr>
<td>4</td>
<td>Bit and byte numbering in quadwords</td>
<td>3</td>
</tr>
<tr>
<td>5</td>
<td>Structure smaller than a word</td>
<td>5</td>
</tr>
<tr>
<td>6</td>
<td>No padding</td>
<td>5</td>
</tr>
<tr>
<td>7</td>
<td>Internal padding</td>
<td>5</td>
</tr>
<tr>
<td>8</td>
<td>Internal and tail padding</td>
<td>5</td>
</tr>
<tr>
<td>9</td>
<td>Union padding</td>
<td>6</td>
</tr>
<tr>
<td>10</td>
<td>Bit numbering</td>
<td>7</td>
</tr>
<tr>
<td>11</td>
<td>Left-to-right allocation</td>
<td>7</td>
</tr>
<tr>
<td>12</td>
<td>Boundary alignment</td>
<td>7</td>
</tr>
<tr>
<td>13</td>
<td>Storage unit sharing</td>
<td>8</td>
</tr>
<tr>
<td>14</td>
<td>Union allocation</td>
<td>8</td>
</tr>
<tr>
<td>15</td>
<td>Unnamed bit fields</td>
<td>8</td>
</tr>
<tr>
<td>16</td>
<td>Standard stack frame</td>
<td>11</td>
</tr>
<tr>
<td>17</td>
<td>Register save area</td>
<td>11</td>
</tr>
<tr>
<td>18</td>
<td>Parameter list area</td>
<td>13</td>
</tr>
<tr>
<td>19</td>
<td>Parameter passing example</td>
<td>14</td>
</tr>
<tr>
<td>20</td>
<td>42-bit virtual address configuration</td>
<td>16</td>
</tr>
<tr>
<td>21</td>
<td>Declaration for main</td>
<td>18</td>
</tr>
<tr>
<td>22</td>
<td>Auxiliary vector structure</td>
<td>19</td>
</tr>
<tr>
<td>23</td>
<td>Initial Process Stack</td>
<td>22</td>
</tr>
<tr>
<td>24</td>
<td>Code for profiling</td>
<td>26</td>
</tr>
<tr>
<td>25</td>
<td>Absolute addressing</td>
<td>27</td>
</tr>
<tr>
<td>26</td>
<td>Small model position-independent addressing</td>
<td>27</td>
</tr>
<tr>
<td>27</td>
<td>Large model position-independent addressing</td>
<td>28</td>
</tr>
<tr>
<td>28</td>
<td>Absolute function call</td>
<td>29</td>
</tr>
<tr>
<td>29</td>
<td>Small model position-independent function call</td>
<td>29</td>
</tr>
<tr>
<td>30</td>
<td>Large model position-independent function call</td>
<td>29</td>
</tr>
<tr>
<td>31</td>
<td>Branch instruction</td>
<td>30</td>
</tr>
<tr>
<td>32</td>
<td>Absolute switch code</td>
<td>30</td>
</tr>
<tr>
<td>33</td>
<td>Position-independent switch code, all models</td>
<td>31</td>
</tr>
<tr>
<td>34</td>
<td>Dynamic Stack Space Allocation</td>
<td>32</td>
</tr>
<tr>
<td>35</td>
<td>Relocation Fields</td>
<td>36</td>
</tr>
<tr>
<td>36</td>
<td>Executable File Example</td>
<td>41</td>
</tr>
<tr>
<td>37</td>
<td>Process Image Segments</td>
<td>43</td>
</tr>
<tr>
<td>38</td>
<td>Procedure Linkage Table Example</td>
<td>47</td>
</tr>
<tr>
<td>39</td>
<td>Special first entry in Procedure Linkage Table</td>
<td>48</td>
</tr>
</tbody>
</table>
# Tables

1. Scalar types .......................... 4
2. Bit fields ............................... 6
3. Parameter passing example: Register allocation 14
4. Registers for return values ..................... 15
5. Exceptions and Signals ........................ 18
6. Auxiliary Vector Types, a_type ......................... 19
7. DWARF register number mapping .................. 33
8. Auxiliary Vector Types Description .............. 35
9. Special Sections ............................ 35
10. Special Sections Description .................... 35
11. Relocation Types ............................ 38
12. Relocation type descriptions ..................... 39
13. Program Header Segments ....................... 42
14. Shared Object Segment Example for 42-bit address space ............................. 44
About this book

The zSeries® supplement to the Executable and Linkage Format Application Binary Interface (or ELF ABI), defines a system interface for compiled application programs. Its purpose is to establish a standard binary interface for application programs on LINUX® for zSeries systems.

Who should read this book

This book should be read by application programmers who wish to write programs that will install and run on any system compliant with the System V ABI, and by system programmers who wish to make their systems so compliant.

Prerequisite and related information

This book is a supplement to the generic "System V Application Binary Interface" and should be read in conjunction with it.

How to send your comments

Your feedback is important in helping to provide the most accurate and high-quality information. If you have any comments about this book or any other LINUX for zSeries documentation:

- Go to the LINUX for zSeries home page at:
  http://www.s390.ibm.com/linux/
  There you will find the feedback page where you can enter and submit your comments.
- Send your comments by e-mail to linux390@de.ibm.com. Be sure to include the name of the book, the part number of the book, the version of LINUX you are using, and, if applicable, the specific location of the text you are commenting on (for example, a page number or table number).
- There may be a comment form at the back of this book. Fill out a copy and return it by mail or by fax or give it to an IBM representative.
Summary of changes

Changes to this information for this edition include:

• Register usage correction.
Machine interface

This section describes the processor-specific information for the zSeries processors.

Processor architecture

*z/Architecture Principles of Operation* (SA22-7832) defines the zSeries architecture.

Programs intended to execute directly on the processor use the zSeries instruction set, and the instruction encoding and semantics of the architecture.

An application program can assume that all instructions defined by the architecture that are neither privileged nor optional exist and work as documented.

To be ABI-conforming the processor must implement the instructions of the architecture, perform the specified operations, and produce the expected results. The ABI neither places performance constraints on systems nor specifies what instructions must be implemented in hardware. A software emulation of the architecture could conform to the ABI.

In *z/Architecture* a processor runs in big-endian mode. (See “Byte ordering” on page 3.)
Data representation

Byte ordering
The architecture defines an 8-bit byte, a 16-bit halfword, a 32-bit word, a 64-bit doubleword and a 128-bit quadword. Byte ordering defines how the bytes that make up halfwords, words, doublewords and quadwords are ordered in memory. Most significant byte (MSB) ordering, or "Big-Endian" as it is sometimes called, means that the most significant byte of a structure is located in the lowest addressed byte position in a storage unit (byte 0).

Figure 1 to Figure 4 illustrate the conventions for bit and byte numbering within storage units of various widths. These conventions apply to both integer data and floating-point data, where the most significant byte of a floating-point value holds the sign and the exponent (or at least the start of the exponent). The figures show big-endian byte numbers in the upper left corners and bit numbers in the lower corners.

|    | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
|----|---|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| msb| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 |
|     | 0 | 8 | 8 | 15 | 16 | 23 | 24 | 31 |

Figure 1. Bit and byte numbering in halfwords

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>msb</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>8</td>
<td>15</td>
<td>23</td>
</tr>
<tr>
<td></td>
<td>78</td>
<td>15</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td></td>
<td>78</td>
<td>15</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td></td>
<td>78</td>
<td>15</td>
<td>16</td>
<td></td>
</tr>
<tr>
<td>lsb</td>
<td>15</td>
<td>16</td>
<td>23</td>
<td>24</td>
</tr>
<tr>
<td></td>
<td>23</td>
<td>24</td>
<td>31</td>
<td></td>
</tr>
<tr>
<td></td>
<td>23</td>
<td>24</td>
<td>31</td>
<td></td>
</tr>
<tr>
<td></td>
<td>23</td>
<td>24</td>
<td>31</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 2. Bit and byte numbering in words

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>msb</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>8</td>
<td>15</td>
<td>23</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>78</td>
<td>15</td>
<td>16</td>
</tr>
<tr>
<td></td>
<td>32</td>
<td>39</td>
<td>40</td>
<td>47</td>
</tr>
<tr>
<td></td>
<td>32</td>
<td>39</td>
<td>40</td>
<td>47</td>
</tr>
<tr>
<td>lsb</td>
<td>15</td>
<td>16</td>
<td>23</td>
<td>24</td>
</tr>
<tr>
<td></td>
<td>23</td>
<td>24</td>
<td>31</td>
<td></td>
</tr>
<tr>
<td></td>
<td>23</td>
<td>24</td>
<td>31</td>
<td></td>
</tr>
<tr>
<td></td>
<td>23</td>
<td>24</td>
<td>31</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 3. Bit and byte numbering in doublewords

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>msb</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>8</td>
<td>15</td>
<td>23</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>78</td>
<td>15</td>
<td>16</td>
</tr>
<tr>
<td></td>
<td>32</td>
<td>39</td>
<td>40</td>
<td>47</td>
</tr>
<tr>
<td></td>
<td>64</td>
<td>69</td>
<td>72</td>
<td>79</td>
</tr>
<tr>
<td></td>
<td>96</td>
<td>103</td>
<td>104</td>
<td>111</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>lsb</td>
<td>15</td>
<td>16</td>
<td>23</td>
<td>24</td>
</tr>
<tr>
<td></td>
<td>23</td>
<td>24</td>
<td>31</td>
<td></td>
</tr>
<tr>
<td></td>
<td>23</td>
<td>24</td>
<td>31</td>
<td></td>
</tr>
<tr>
<td></td>
<td>23</td>
<td>24</td>
<td>31</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 4. Bit and byte numbering in quadwords
**Fundamental types**

Table 1 shows how ANSI C scalar types correspond to those of the zSeries processor. For all types a NULL pointer has the value zero (binary).

<table>
<thead>
<tr>
<th>Type</th>
<th>ANSI C</th>
<th>sizeof (bytes)</th>
<th>Alignment</th>
<th>type (zSeries)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Character</td>
<td>signed char, char, unsigned char</td>
<td>1</td>
<td>1</td>
<td>byte</td>
</tr>
<tr>
<td>Short</td>
<td>signed short, short, unsigned short</td>
<td>2</td>
<td>2</td>
<td>halfword</td>
</tr>
<tr>
<td>Integer</td>
<td>signed int, int, unsigned int, enum</td>
<td>4</td>
<td>4</td>
<td>word</td>
</tr>
<tr>
<td>Long</td>
<td>signed long, long, unsigned long, long, long, long</td>
<td>8</td>
<td>8</td>
<td>doubleword</td>
</tr>
<tr>
<td>Long long</td>
<td>signed long, long, unsigned long, long, long, long, long</td>
<td>8</td>
<td>8</td>
<td>doubleword</td>
</tr>
<tr>
<td>Pointer</td>
<td>any-type <em>, any-type (</em>) ()</td>
<td>8</td>
<td>8</td>
<td>unsigned doubleword</td>
</tr>
<tr>
<td>Floating point</td>
<td>float, double</td>
<td>4</td>
<td>4</td>
<td>single precision (IEEE)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>8</td>
<td>8</td>
<td>double precision (IEEE)</td>
</tr>
<tr>
<td></td>
<td>long double¹</td>
<td>16</td>
<td>16</td>
<td>extended precision (IEEE)</td>
</tr>
</tbody>
</table>

¹Compilers and systems may implement the long double data type in some other way, for performance reasons, using a compiler option. Examples of such formats could be two successive doubles or even a single double. Such usage does not conform to this ABI however, and runs the risk of passing a wrongly formatted floating-point number to another function as an argument. Programs using other formats should transform long double floating-point numbers to a conforming format before passing them.

**Aggregates and unions**

Aggregates (structures and arrays) and unions assume the alignment of their most strictly aligned component, that is, the component with the largest alignment. The size of any object, including aggregates and unions, is always a multiple of the alignment of the object. An array uses the same alignment as its elements. Structure and union objects may require padding to meet size and alignment constraints:

- An entire structure or union object is aligned on the same boundary as its most strictly aligned member.
- Each member is assigned to the lowest available offset with the appropriate alignment. This may require internal padding, depending on the previous member.
- If necessary, a structure’s size is increased to make it a multiple of the structure’s alignment. This may require tail padding if the last member does not end on the appropriate boundary.
In the following examples (Figure 5 to Figure 9), member byte offsets (for the big-endian implementation) appear in the upper left corners.

**Figure 5. Structure smaller than a word**

```c
struct {
    char c;
};
```

**Byte aligned, sizeof is 1**

**Figure 6. No padding**

```c
struct {
    char c;
    char d;
    short s;
    int n;
};
```

**Word aligned, sizeof is 8**

**Figure 7. Internal padding**

```c
struct {
    char c;
    short s;
};
```

**Halfword aligned, sizeof is 4**

**Figure 8. Internal and tail padding**

```c
struct {
    char c;
    double d;
    short s;
};
```

**Doubleword aligned, sizeof is 24**
C struct and union definitions may have "bit-fields," defining integral objects with a specified number of bits (see Table 2).

Table 2. Bit fields

<table>
<thead>
<tr>
<th>Bit-field type</th>
<th>Width $n$</th>
<th>Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>signed char</td>
<td></td>
<td>$-2^{n-1}$ to $2^{n-1} - 1$</td>
</tr>
<tr>
<td>char</td>
<td>1 to 8</td>
<td>0 to $2^n - 1$</td>
</tr>
<tr>
<td>unsigned char</td>
<td></td>
<td>0 to $2^n - 1$</td>
</tr>
<tr>
<td>signed short</td>
<td>1 to 16</td>
<td>$-2^{n-1}$ to $2^{n-1} - 1$</td>
</tr>
<tr>
<td>short</td>
<td></td>
<td>0 to $2^n - 1$</td>
</tr>
<tr>
<td>unsigned short</td>
<td></td>
<td>0 to $2^n - 1$</td>
</tr>
<tr>
<td>signed int</td>
<td>1 to 32</td>
<td>$-2^{n-1}$ to $2^{n-1} - 1$</td>
</tr>
<tr>
<td>int</td>
<td></td>
<td>0 to $2^n - 1$</td>
</tr>
<tr>
<td>unsigned int</td>
<td></td>
<td>0 to $2^n - 1$</td>
</tr>
<tr>
<td>enum</td>
<td></td>
<td>0 to $2^n - 1$</td>
</tr>
<tr>
<td>signed long</td>
<td>1 to 64</td>
<td>$-2^{n-1}$ to $2^{n-1} - 1$</td>
</tr>
<tr>
<td>long</td>
<td></td>
<td>0 to $2^n - 1$</td>
</tr>
<tr>
<td>unsigned long</td>
<td></td>
<td>0 to $2^n - 1$</td>
</tr>
<tr>
<td>signed long long</td>
<td></td>
<td>$-2^{n-1}$ to $2^{n-1} - 1$</td>
</tr>
<tr>
<td>long long</td>
<td></td>
<td>0 to $2^n - 1$</td>
</tr>
<tr>
<td>unsigned long long</td>
<td></td>
<td>0 to $2^n - 1$</td>
</tr>
</tbody>
</table>

"Plain" bit-fields (that is, those neither signed nor unsigned) always have non-negative values. Although they may have type short, int or long (which can have negative values), bit-fields of these types have the same range as bit-fields of

Figure 9. Union padding
the same size with the corresponding unsigned type. Bit-fields obey the same size and alignment rules as other structure and union members, with the following additions:

- Bit-fields are allocated from left to right (most to least significant).
- A bit-field must entirely reside in a storage unit appropriate for its declared type. Thus, a bit-field never crosses its unit boundary.
- Bit-fields must share a storage unit with other structure and union members (either bit-field or non-bit-field) if and only if there is sufficient space within the storage unit.
- Unnamed bit-fields’ types do not affect the alignment of a structure or union, although an individual bit-field’s member offsets obey the alignment constraints. An unnamed, zero-width bit-field shall prevent any further member, bit-field or other, from residing in the storage unit corresponding to the type of the zero-width bit-field.

The following examples (Figure 10 through Figure 15) show structure and union member byte offsets in the upper left corners. Bit numbers appear in the lower corners.

```
struct {
    int j:5;
    int k:6;
    int m:7;
};
```

**Figure 10.** Bit numbering

```
struct {
    short s:9;
    int j:9;
    char c;
    short t:9;
    short u:9;
    char d;
};
```

**Figure 11.** Left-to-right allocation

```
0x01020304
0  01  0  78  2  15  3  23  3  24  31
```

**Figure 12.** Boundary alignment
### Figure 13. Storage unit sharing

```c
struct {
    char c;
    short s:8;
};
```

Halfword aligned, sizeof is 2

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>c</td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>s</td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>c</td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>7</td>
</tr>
<tr>
<td></td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>15</td>
</tr>
</tbody>
</table>

### Figure 14. Union allocation

```c
union {
    char c;
    short s:8;
};
```

Halfword aligned, sizeof is 2

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>c</td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>7</td>
</tr>
<tr>
<td></td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>15</td>
</tr>
</tbody>
</table>

### Figure 15. Unnamed bit fields

```c
struct {
    char c;
    int  :0;
    char d;
    short :9;
    char e;
};
```

Byte aligned, sizeof is 9

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>c</td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>7</td>
</tr>
<tr>
<td></td>
<td>31</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>d</td>
</tr>
<tr>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>5</td>
</tr>
<tr>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>6</td>
</tr>
<tr>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>9</td>
</tr>
<tr>
<td>4</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>pad</td>
</tr>
<tr>
<td>32</td>
<td>39</td>
</tr>
<tr>
<td></td>
<td>40</td>
</tr>
<tr>
<td></td>
<td>47</td>
</tr>
<tr>
<td></td>
<td>48</td>
</tr>
<tr>
<td></td>
<td>56</td>
</tr>
<tr>
<td></td>
<td>57</td>
</tr>
<tr>
<td></td>
<td>63</td>
</tr>
<tr>
<td></td>
<td>e</td>
</tr>
<tr>
<td>8</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>64</td>
</tr>
<tr>
<td></td>
<td>71</td>
</tr>
</tbody>
</table>
Function calling sequence

This section discusses the standard function calling sequence, including stack frame layout, register usage, and parameter passing.

Registers

The ABI makes the assumption that the processor has 16 general purpose registers and 16 IEEE floating point registers. zSeries processors have these registers; each register is 64 bits wide. The use of the registers is described in the table below.

<table>
<thead>
<tr>
<th>Register name</th>
<th>Usage</th>
<th>Call effect</th>
</tr>
</thead>
<tbody>
<tr>
<td>r0, r1</td>
<td>General purpose</td>
<td>Volatile¹</td>
</tr>
<tr>
<td>r2</td>
<td>Parameter passing and return values</td>
<td>Volatile</td>
</tr>
<tr>
<td>r3, r4, r5</td>
<td>Parameter passing</td>
<td>Volatile</td>
</tr>
<tr>
<td>r6</td>
<td>Parameter passing</td>
<td>Saved²</td>
</tr>
<tr>
<td>r7 - r11</td>
<td>Local variables</td>
<td>Saved</td>
</tr>
<tr>
<td>r12</td>
<td>Local variable, commonly used as GOT pointer</td>
<td>Saved</td>
</tr>
<tr>
<td>r13</td>
<td>Local variable, commonly used as Literal Pool pointer</td>
<td>Saved</td>
</tr>
<tr>
<td>r14</td>
<td>Return address</td>
<td>Volatile</td>
</tr>
<tr>
<td>r15</td>
<td>Stack pointer</td>
<td>Saved</td>
</tr>
<tr>
<td>f0, f2, f4, f6</td>
<td>Parameter passing and return values</td>
<td>Volatile</td>
</tr>
<tr>
<td>f1, f3, f5, f7</td>
<td>General purpose</td>
<td>Volatile</td>
</tr>
<tr>
<td>f8 – f15</td>
<td>General purpose</td>
<td>Saved</td>
</tr>
<tr>
<td>Access registers 0, 1</td>
<td>Reserved for system use</td>
<td>Volatile</td>
</tr>
<tr>
<td>Access registers 2-15</td>
<td>General purpose</td>
<td>Volatile</td>
</tr>
</tbody>
</table>

¹Volatile: These registers are not preserved across function calls.

²Saved: These registers belong to the calling function. A called function shall save these registers’ values before it changes them, restoring their values before it returns.

- Registers r6 through r13, r15, f1, f3, f5 and f7 are nonvolatile; that is, they “belong” to the calling function. A called function shall save these registers’ values before it changes them, restoring their values before it returns.
- Registers r0, r1, r2, r3, r4, r5, r14, f0, f2, f4, f6, f8 through f15 are volatile; that is, they are not preserved across function calls.
- Furthermore the values in registers r0 and r1 may be altered by the interface code in cross-module calls, so a function cannot depend on the values in these registers having the same values that were placed in them by the caller.
The following registers have assigned roles in the standard calling sequence:

<table>
<thead>
<tr>
<th>Register</th>
<th>Role</th>
</tr>
</thead>
<tbody>
<tr>
<td>r12</td>
<td>Global Offset Table pointer. If a position-independent module uses cross-linking the compiler must point r12 to the GOT as described in Dynamic Linking on page 43. If not this register may be used locally.</td>
</tr>
<tr>
<td>r13</td>
<td>Commonly used as the Literal Pool pointer. If the Literal Pool is not required this register may be used locally.</td>
</tr>
<tr>
<td>r14</td>
<td>This register will contain the address to which a called function will normally return. r14 is volatile across function calls.</td>
</tr>
<tr>
<td>r15</td>
<td>The stack pointer (stored in r15) will maintain an 8-byte alignment. It will always point to the lowest allocated valid stack frame, and will grow towards low addresses. The contents of the word addressed by this register may point to the previously allocated stack frame. If required it can be decremented by the called function – see Dynamic stack space allocation on page 31.</td>
</tr>
</tbody>
</table>

Signals can interrupt processes. Functions called during signal handling have no unusual restrictions on their use of registers. Moreover, if a signal handling function returns, the process will resume its original execution path with all registers restored to their original values. Thus programs and compilers may freely use all registers listed above, except those reserved for system use, without the danger of signal handlers inadvertently changing their values.

**Register usage**

With these calling conventions the following usage of the registers for inline assemblies is recommended:

- General registers r0 and r1 should be used internally whenever possible
- General registers r2 to r5 should be second choice
- General registers r12 to r15 should only be used for their standard function.

**The stack frame**

A function will be passed a frame on the runtime stack by the function which called it, and may allocate a new stack frame. A new stack frame is required if the called function will in turn call further functions (which must be passed the address of the new frame). This stack grows downwards from high addresses. Figure 16 on page 11 shows the stack frame organization. SP in the figure denotes the stack pointer (general purpose register r15) passed to the called function on entry. Maintenance of the back chain pointers is not a requirement of the ABI, but the storage area for these pointers must be allocated whether used or not.
The format of the register save area created by the gcc compiler is:

The following requirements apply to the stack frame:

- The stack pointer shall maintain 8-byte alignment.
• The stack pointer points to the first word of the lowest allocated stack frame. If the "back chain" is implemented this word will point to the previously allocated stack frame (towards higher addresses), except for the first stack frame, which shall have a back chain of zero (NULL). The stack shall grow downwards, in other words towards lower addresses.
• The called function may create a new stack frame by decrementing the stack pointer by the size of the new frame. This is required if this function calls further functions. The stack pointer must be restored prior to return.
• The parameter list area shall be allocated by the caller and shall be large enough to contain the arguments that the caller stores in it. Its contents are not preserved across calls.
• Other areas depend on the compiler and the code being compiled. The standard calling sequence does not define a maximum stack frame size.

The stack space for the register save area and back chain must be allocated by the caller. The size of these is 160 bytes.

Except for the stack frame header and any padding necessary to make the entire frame a multiple of 8 bytes in length, a function need not allocate space for the areas that it does not use. If a function does not call any other functions and does not require any of the other parts of the stack frame, it need not establish a stack frame. Any padding of the frame as a whole shall be within the local variable area; the parameter list area shall immediately follow the stack frame header, and the register save areas shall contain no padding.

Parameter passing
Arguments to called functions are passed in registers. Since all computations must be performed in registers, memory traffic can be eliminated if the caller can compute arguments into registers and pass them in the same registers to the called function, where the called function can then use these arguments for further computation in the same registers. The number of registers implemented in a processor architecture naturally limits the number of arguments that can be passed in this manner.

For LINUX for zSeries, the following applies:
• General registers r2 to r6 are used for integer values.
• Floating point registers f0, f2, f4 and f6 are used for floating point values.

If there are more than five integral values or four floating point values, the rest of the arguments are passed on the stack 160 bytes above the initial stack pointer.

Beside these general rules the following rules apply:
• char, short, int, long and long long are passed in general registers.
• Structures with a size of 1, 2, 4, or 8 bytes are passed as integral values.
• All other structures are passed by reference. If needed, the called function makes a copy of the value.
• Complex numbers are passed as structures.
The following algorithm specifies where argument data is passed for the C language. For this purpose, consider the arguments as ordered from left (first argument) to right, although the order of evaluation of the arguments is unspecified. In this algorithm, fr contains the number of the next available floating-point register, gr contains the number of the next available general purpose register, and starg is the address of the next available stack argument word.

**INITIALIZE**
Set fr=0, gr=2, and starg to the address of parameter word 1.

**SCAN** If there are no more arguments, terminate. Otherwise, select one of the following depending on the type of the next argument:

**DOUBLE_OR_FLOAT:**
A DOUBLE OR FLOAT is one of the following:

- A single length floating point type,
- A double length floating point type.

If fr>6, that is, if there are no more available floating-point registers, go to OTHER. Otherwise, load the argument value into floating-point register fr, set fr to fr+2, and go to SCAN.

**SIMPLE_ARG**
A SIMPLE_ARG is one of the following:

- One of the simple integer types no more than 64 bits wide (char, short, int, long, long long, enum).
- A pointer to an object of any type.
- A struct or a union of 1, 2, 4 or 8 bytes.
- A struct or union of another size, or a long double, any of which shall be passed as a pointer to the object, or to a copy of the object where necessary to enforce call-by-value semantics. Only if the caller can ascertain that the object is "constant" can it pass a pointer to the object itself.
If gr > 6, go to OTHER. Otherwise load the argument value into
general register gr, set gr to gr + 1, and go to SCAN. Values shorter
than 64 bits are sign- or zero-extended (as appropriate) to 64 bits.

**OTHER**

Arguments not otherwise handled above are passed in the parameter
words of the caller’s stack frame. SIMPLE_ARGS, as defined above, are
considered to have 8-byte size, with simple integer types shorter than 64
bits sign- or zero-extended (as appropriate) to 64 bits. float and double
arguments are considered to have 8-byte size. Pad the stack by increasing
starg to satisfy the alignment requirements of the argument, and copy the
argument byte for byte to the new stack position. Update starg to point to
the next byte after this copy, then go to SCAN.

The contents of registers and words which are skipped by the above algorithm for
alignment purposes (padding) are undefined.

As an example, assume the declarations and the function call shown in Figure 19.
The corresponding register allocation and storage would be as shown in Table 3.

```
int i, j, k, l;
long long ll;
double f, g, h;
int m;
x = func(i, j, g, k, l, ll, f, h, m);
```

*Figure 19. Parameter passing example*

<table>
<thead>
<tr>
<th>General purpose registers</th>
<th>Floating-point registers</th>
<th>Stack frame offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>r2: i</td>
<td>f0: g</td>
<td>160: m</td>
</tr>
<tr>
<td>r3: j</td>
<td>f2: f</td>
<td></td>
</tr>
<tr>
<td>r4: k</td>
<td>f4: h</td>
<td></td>
</tr>
<tr>
<td>r5: l</td>
<td></td>
<td></td>
</tr>
<tr>
<td>r6: ll</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Table 3. Parameter passing example: Register allocation*

**Variable argument lists**

Some otherwise portable C programs depend on the argument passing scheme,
implicitly assuming that 1) all arguments are passed on the stack, and 2) arguments appear in increasing order on the stack. Programs that make these assumptions have never been portable, but they have worked on many implementations. However, they do not work on z/Architecture because some arguments are passed in registers. Portable C programs use the header files `<stdarg.h>` or `<varargs.h>` to deal with variable argument lists on zSeries and other machines as well.
Return values

In general, arguments are returned in registers, as described in Table 4.

Table 4. Registers for return values

<table>
<thead>
<tr>
<th>Type</th>
<th>Returned in register:</th>
</tr>
</thead>
<tbody>
<tr>
<td>char, short, int, long and long long</td>
<td>general register 2 (r2)</td>
</tr>
<tr>
<td>double and float</td>
<td>floating point register 0 (f0)</td>
</tr>
</tbody>
</table>

Structures are returned on the stack, in the segment allocated by the caller. The pointer to the stack is passed as an invisible first argument in register 2.

Functions shall return float or double values in f0, with float values rounded to single precision. Functions shall return values of type int, long, long long, enum, short and char, or a pointer to any type as unsigned or signed integers as appropriate, zero- or sign-extended to 64 bits if necessary, in r2. A structure or union whose size is 1, 2, 4 or 8 bytes shall be returned in r2 as if it were first stored in an 8-byte aligned memory area and then loaded into r2. Bits beyond the last member of the structure or union are not defined.

Values of type long double and structures or unions that do not meet the requirements for being returned in registers are returned in a storage buffer allocated by the caller. The address of this buffer is passed as a hidden argument in r2 as if it were the first argument, causing gr in the argument passing algorithm above to be initialized to 3 instead of 2.

Operating system interface

Virtual address space

Processes execute in a 64-bit virtual address space. Memory management translates virtual addresses to physical addresses, hiding physical addressing and letting a process run anywhere in the system’s real memory. Processes typically begin with three logical segments, commonly called "text", "data" and "stack". An object file may contain more segments (for example, for debugger use), and a process can also create additional segments for itself with system services.

Note: The term "virtual address" as used in this document refers to a 64-bit address generated by a program, as contrasted with the physical address to which it is mapped.

Page size

Memory is organized into pages, which are the system’s smallest units of memory allocation. The hardware page size for z/Architecture is 4096 bytes.
Virtual address assignments

Processes have a 42, 53 or 64-bit address space available to them, depending on the LINUX kernel level.

Figure 20 shows the virtual address configuration on the zSeries architecture. The segments with different properties are typically grouped in different areas of the address space. The loadable segments may begin at zero (0); the exact addresses depend on the executable file format (see “Chapter 2. Object files” on page 33 and “Chapter 3. Program loading and dynamic linking” on page 41). The process’ stack resides at the end of the virtual memory and grows downwards. Processes can control the amount of virtual memory allotted for stack space, as described below.

Note: Although application programs may begin at virtual address 0, they conventionally begin above 0x1000 (4 Kbytes), leaving the initial 4 Kbytes with an invalid address mapping. Processes that reference this invalid memory (for example by de-referencing a null pointer) generate an translation exception as described in “Exception interface” on page 18.

Although applications may control their memory assignments, the typical arrangement follows the diagram above. When applications let the system choose addresses for dynamic segments (including shared object segments), the system will prefer addresses in the upper half of the address space (for a 42-bit address space this means addresses above 1 TByte).

Managing the process stack

The section “Process initialization” on page 18 describes the initial stack contents. Stack addresses can change from one system to the next – even from one process execution to the next on a single system. A program, therefore, should not depend on finding its stack at a particular virtual address.

A tunable configuration parameter controls the system maximum stack size. A process can also use setrlimit to set its own maximum stack size, up to the system limit. The stack segment is both readable and writable.

Coding guidelines

Operating system facilities, such as mmap, allow a process to establish address mappings in two ways. Firstly, the program can let the system choose an address.
Secondly, the program can request the system to use an address the program supplies. The second alternative can cause application portability problems because the requested address might not always be available. Differences in virtual address space can be particularly troublesome between different architectures, but the same problems can arise within a single architecture.

Processes’ address spaces typically have three segments that can change size from one execution to the next: the stack (through setrlimit); the data segment (through malloc); and the dynamic segment area (through mmap). Changes in one area may affect the virtual addresses available for another. Consequently an address that is available in one process execution might not be available in the next. Thus a program that used mmap to request a mapping at a specific address could appear to work in some environments and fail in others. For this reason programs that want to establish a mapping in their address space should let the system choose the address.

Despite these warnings about requesting specific addresses the facility can be used properly. For example, a multiprocess application might map several files into the address space of each process and build relative pointers among the files’ data. This could be done by having each process ask for a certain amount of memory at an address chosen by the system. After each process receives its own private address from the system it would map the desired files into memory at specific addresses within the original area. This collection of mappings could be at different addresses in each process but their relative positions would be fixed. Without the ability to ask for specific addresses, the application could not build shared data structures because the relative positions for files in each process would be unpredictable.

**Processor execution modes**

Two execution modes exist in z/Architecture: problem (user) state and supervisor state. Processes run in problem state (the less privileged). The operating system kernel runs in supervisor state. A program executes an supervisor call (svc) instruction to change execution modes.

Note that the ABI does not define the implementation of individual system calls. Instead programs shall use the system libraries. Programs with embedded system call or trap instructions do not conform to the ABI.
Exception interface

The z/Architecture exception mechanism allows the processor to change to supervisor state as a result of six different causes: system calls, I/O interrupts, external interrupts, machine checks, restart interruptions or program checks (unusual conditions arising in the execution of instructions).

When exceptions occur:
1. information (such as the address of the next instruction to be executed after control is returned to the original program) is saved,
2. program control passes from user to supervisor level, and
3. software continues execution at an address (the exception vector) predetermined for each exception.

Exceptions may be synchronous or asynchronous. Synchronous exceptions, being caused by instruction execution, can be explicitly generated by a process. The operating system handles an exception either by completing the faulting operation in a manner transparent to the application or by delivering a signal to the application. The correspondence between exceptions and signals is shown in Table 5.

Table 5. Exceptions and Signals

<table>
<thead>
<tr>
<th>Exception Name</th>
<th>Signal</th>
<th>Examples</th>
</tr>
</thead>
<tbody>
<tr>
<td>Illegal instruction</td>
<td>SIGILL</td>
<td>Illegal or privileged instruction, Invalid instruction form, Optional, unimplemented instruction</td>
</tr>
<tr>
<td>Storage access</td>
<td>SIGSEGV</td>
<td>Unmapped instruction or data location access, Storage protection violation</td>
</tr>
<tr>
<td>Alignment</td>
<td>SIGBUS</td>
<td>Invalid data item alignment, Invalid memory access</td>
</tr>
<tr>
<td>Breakpoint</td>
<td>SIGTRAP</td>
<td>Breakpoint program check</td>
</tr>
<tr>
<td>Floating exception</td>
<td>SIGFPE</td>
<td>Floating point overflow or underflow, Floating point divide by zero, Floating point conversion overflow, Other enabled floating point exceptions</td>
</tr>
</tbody>
</table>

The signals that an exception may give rise to are SIGILL, SIGSEGV, SIGBUS, SIGTRAP, and SIGFPE. If one of these signals is generated due to an exception when the signal is blocked, the behavior is undefined.

Process initialization

This section describes the machine state that exec creates for "infant" processes, including argument passing, register usage, and stack frame layout. Programming language systems use this initial program state to establish a standard environment for their application programs. For example, a C program begins executing at a function named main, conventionally declared in the way described in Figure 21:

```c
extern int main (int argc, char *argv[], char *envp[]);
```

Figure 21. Declaration for main

Briefly, argc is a non-negative argument count; argv is an array of argument strings, with argv[argc] == 0, and envp is an array of environment strings, also terminated by a NULL pointer.
Although this section does not describe C program initialization, it gives the information necessary to implement the call to `main` or to the entry point for a program in any other language.

**Registers**

When a process is first entered (from an `exec` system call), the contents of registers other than those listed below are unspecified. Consequently, a program that requires registers to have specific values must set them explicitly during process initialization. It should not rely on the operating system to set all registers to 0. Following are the registers whose contents are specified:

<table>
<thead>
<tr>
<th>Register</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>r15</td>
<td>The initial stack pointer, aligned to a 8-byte boundary and pointing to a stack location that contains the argument count (see &quot;Process stack&quot; for further information about the initial stack layout)</td>
</tr>
<tr>
<td>fpc</td>
<td>The floating point control register contains 0, specifying &quot;round to nearest&quot; mode and the disabling of floating-point exceptions</td>
</tr>
</tbody>
</table>

**Process stack**

Every process has a stack, but the system defines no fixed stack address. Furthermore, a program’s stack address can change from one system to another – even from one process invocation to another. Thus the process initialization code must use the stack address in general purpose register r15. Data in the stack segment at addresses below the stack pointer contain undefined values.

Whereas the argument and environment vectors transmit information from one application program to another, the auxiliary vector conveys information from the operating system to the program. This vector is an array of structures, which are defined in **Figure 22**.

```c
typedef struct {
    long a_type;
    union {
        long a_val;
        void *a_ptr;
        void (*a_fcn)();
    } a_un;
} auxv_t;
```

**Figure 22. Auxiliary vector structure**

The structures are interpreted according to the `a_type` member, as shown in **Table 6**.

**Table 6. Auxiliary Vector Types, `a_type`**

<table>
<thead>
<tr>
<th>Name</th>
<th>Value</th>
<th><code>a_un</code></th>
</tr>
</thead>
<tbody>
<tr>
<td>AT_NULL</td>
<td>0</td>
<td>ignored</td>
</tr>
<tr>
<td>AT_IGNORE</td>
<td>1</td>
<td>ignored</td>
</tr>
<tr>
<td>AT_EXECFD</td>
<td>2</td>
<td><code>a_val</code></td>
</tr>
<tr>
<td>AT_PHDR</td>
<td>3</td>
<td><code>a_ptr</code></td>
</tr>
<tr>
<td>AT_PHENT</td>
<td>4</td>
<td><code>a_val</code></td>
</tr>
<tr>
<td>AT_PNUM</td>
<td>5</td>
<td><code>a_val</code></td>
</tr>
<tr>
<td>AT_PAGESZ</td>
<td>6</td>
<td><code>a_val</code></td>
</tr>
</tbody>
</table>
Table 6. Auxiliary Vector Types, a_type (continued)

<table>
<thead>
<tr>
<th>a_type</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>AT_BASE</td>
<td>7</td>
</tr>
<tr>
<td>AT_FLAGS</td>
<td>8</td>
</tr>
<tr>
<td>AT_ENTRY</td>
<td>9</td>
</tr>
<tr>
<td>AT_NOTEFLF</td>
<td>10</td>
</tr>
<tr>
<td>AT_UID</td>
<td>11</td>
</tr>
<tr>
<td>AT_EUID</td>
<td>12</td>
</tr>
<tr>
<td>AT_GID</td>
<td>13</td>
</tr>
<tr>
<td>AT_EGID</td>
<td>14</td>
</tr>
</tbody>
</table>

a_type auxiliary vector types are described in ‘Auxiliary Vector Types Description’ below.

**Auxiliary Vector Types Description**

**AT_NULL**

The auxiliary vector has no fixed length; so an entry of this type is used to denote the end of the vector. The corresponding value of a_un is undefined.

**AT_IGNORE**

This type indicates the entry has no meaning. The corresponding value of a_un is undefined.

**AT_EXECFD**

exec may pass control to an interpreter program. When this happens, the system places either an entry of type AT_EXECFD or one of type AT_PHDR in the auxiliary vector. The a_val field in the AT_EXECFD entry contains a file descriptor for the application program’s object file.

**AT_PHDR**

Under some conditions, the system creates the memory image of the application program before passing control to an interpreter program. When this happens, the a_ptr field of the AT_PHDR entry tells the interpreter where to find the program header table in the memory image. If the AT_PHDR entry is present, entries of types AT_PHENT, AT_PHNUM and AT_ENTRY must also be present. See the section ‘Chapter 3. Program loading and dynamic linking’ on page 41 for more information about the program header table.

**AT_PHENT**

The a_val field of this entry holds the size, in bytes, of one entry in the program header table at which the AT_PHDR entry points.

**AT_PHNUM**

The a_val field of this entry holds the number of entries in the program header table at which the AT_PHDR entry points.

**AT_PAGESZ**

If present this entry’s a_val field gives the system page size in bytes. The same information is also available through sysconf.

**AT_BASE**

The a_ptr member of this entry holds the base address at which the interpreter program was loaded into memory.
AT_FLAGS
If present, the a_val field of this entry holds 1-bit flags. Undefined bits are set to zero.

AT_ENTRY
The a_ptr field of this entry holds the entry point of the application program to which the interpreter program should transfer control.

AT_NOTELF
The a_val field of this entry is non-zero if the program is in another format than ELF, for example in the old COFF format.

AT_UID
The a_ptr field of this entry holds the real user id of the process.

AT_EUID
The a_ptr field of this entry holds the effective user id of the process.

AT_GID
The a_ptr field of this entry holds the real group id of the process.

AT_EGID
The a_ptr field of this entry holds the effective group id of the process.

Other auxiliary vector types are reserved. No flags are currently defined for AT_FLAGS on the zSeries architecture.

When a process receives control, its stack holds the arguments, environment, and auxiliary vector from exec. Argument strings, environment strings, and the auxiliary information appear in no specific order within the information block; the system makes no guarantees about their relative arrangement. The system may also leave an unspecified amount of memory between the null auxiliary vector entry and the beginning of the information block. A sample initial stack is shown in Figure 23 on page 22.
Coding examples

This section describes example code sequences for fundamental operations such as calling functions, accessing static objects, and transferring control from one part of a program to another. Previous sections discussed how a program may use the machine or the operating system, and they specified what a program may and may not assume about the execution environment. Unlike previous material, the information in this section illustrates how operations may be done, not how they must be done.

As before, examples use the ANSI C language. Other programming languages may use the same conventions displayed below, but failure to do so does not prevent a program from conforming to the ABI. Two main object code models are available:

Absolute code

Instructions can hold absolute addresses under this model. To execute properly, the program must be loaded at a specific virtual address, making the program’s absolute addresses coincide with the process’ virtual addresses.

Position-independent code

Instructions under this model hold relative addresses, not absolute addresses. Consequently, the code is not tied to a specific load address, allowing it to execute properly at various positions in virtual memory.
The following sections describe the differences between these models. When different, code sequences for the models appear together for easier comparison.

Note: The examples below show code fragments with various simplifications. They are intended to explain addressing modes, not to show optimal code sequences or to reproduce compiler output.

Code model overview

When the system creates a process image, the executable file portion of the process has fixed addresses and the system chooses shared object library virtual addresses to avoid conflicts with other segments in the process. To maximize text sharing, shared objects conventionally use position-independent code, in which instructions contain no absolute addresses. Shared object text segments can be loaded at various virtual addresses without having to change the segment images. Thus multiple processes can share a single shared object text segment, even if the segment resides at a different virtual address in each process.

Position-independent code relies on two techniques:

- Control transfer instructions hold addresses relative to the Current Instruction Address (CIA), or use registers that hold the transfer address. A CIA-relative branch computes its destination address in terms of the CIA, not relative to any absolute address.
- When the program requires an absolute address, it computes the desired value. Instead of embedding absolute addresses in instructions (in the text segment), the compiler generates code to calculate an absolute address (in a register or in the stack or data segment) during execution.

Because z/Architecture provides CIA-relative branch instructions and also branch instructions using registers that hold the transfer address, compilers can satisfy the first condition easily.

A Global Offset Table (GOT), provides information for address calculation. Position-independent object files (executable and shared object files) have a table in their data segment that holds addresses. When the system creates the memory image for an object file, the table entries are relocated to reflect the absolute virtual address as assigned for an individual process. Because data segments are private for each process, the table entries can change – unlike text segments, which multiple processes share.

Two position-independent models give programs a choice between more efficient code with some size restrictions and less efficient code without those restrictions. Because of the processor architecture, a GOT with no more than 512 entries (4096 bytes) is more efficient than a larger one. Programs that need more entries must use the larger, more general code. In the following sections, the term "small model position-independent code" is used to refer to code that assumes the smaller GOT, and "large model position-independent code" is used to refer to the general code.

Function prolog and epilog

This section describes the prolog and epilog code of functions. A function’s prolog establishes a stack frame, if necessary, and may save any nonvolatile registers it uses. A function’s epilog generally restores registers that were saved in the prolog code, restores the previous stack frame, and returns to the caller.
**Prolog**
The prolog of a function has to save the state of the calling function and set up the base register for the code of the function body. The following is in general done by the function prolog:

- Save all registers used within the function which the calling function assumes to be non-volatile.
- Set up the base register for the literal pool.
- Allocate stack space by decrementing the stack pointer.
- Set up the dynamic chain by storing the old stack pointer value at stack location zero if the "back chain" is implemented.
- Set up the GOT pointer if the compiler is generating position independent code. (A function that is position independent will probably want to load a pointer to the GOT into a nonvolatile register. This may be omitted if the function makes no external data references. If external data references are only made within conditional code, loading the GOT pointer may be deferred until it is known to be needed.)
- Set up the frame pointer if the function allocates stack space dynamically (with `alloca`).

The compiler tries to do as little as possible of the above; the ideal case is to do nothing at all (for a leaf function without symbolic references).

**Epilog**
The epilog of a function restores the registers saved in the prolog (which include the stack pointer) and branches to the return address.
Prolog and epilog example

```
.prolog
.section .rodata
.align 2
.LC0:          .string "hello, world\n"
.text
.align 4
.globl main
.type main,@function
main:
    # Prolog
    STMG 11,15,88(15)  # Save callers registers
    LARL 13,.LT0_0    # Load literal pool pointer
.section .rodata  # Switch for literal pool
.align 2  # to read-only data section
.LT0_0:        .quad 65536
.LTNO 0:       .text  # Back to text section
    LGR 1,15          # Load stack pointer in GPR 1
    AGHI 15,-160      # Allocate stack space
    STG 1,0(15)       # Store backchain
    # Prolog end
    LARL 2,.LC0
    LG 3,.LC2-.LT0_0(13)
    BRASL 14.printf   # Epilog
    LGHI 2,0          # Load return address
    LMG 11,15,248(15) # Restore registers
    BR 4              # Branch back to caller
    # Epilog end

.text
```

Profiling

This section shows a way of providing profiling (entry counting) on zSeries systems. An ABI-conforming system is not required to provide profiling; however if it does this is one possible (not required) implementation.

If a function is to be profiled it has to call the _mcount routine after the function prolog. This routine has a special linkage. It gets an address in register 1 and returns without having changed any register. The address is a pointer to a word-aligned one-word static data area, initialized to zero, in which the _mcount routine is to maintain a count of the number of times the function is called.

For example [Figure 24 on page 26](#) shows how the code after the function prolog may look.
This section describes only objects with static storage duration. It excludes stack-resident objects because programs always compute their virtual addresses relative to the stack or frame pointers.

Because zSeries instructions cannot hold 64-bit addresses directly, a program has to build an address in a register and access memory through that register. In order to do so a function normally has a literal pool that holds the addresses of data objects used by the function. Register 13 is set up in the function prolog to point to the start of this literal pool.

Position-independent code cannot contain absolute addresses. In order to access a local symbol the literal pool contains the (signed) offset of the symbol relative to the start of the pool. Combining the offset loaded from the literal pool with the address in register 13 gives the absolute address of the local symbol. In the case of a global symbol the address of the symbol has to be loaded from the Global Offset Table. The offset in the GOT can either be contained in the instruction itself or in the literal pool. See Figure 25 on page 27 for an example.

Figure 24 through Figure 27 show sample assembly language equivalents to C language code for absolute and position-independent compilations. It is assumed that all shared objects are compiled as position-independent and only executable modules may have absolute addresses. The code in the figures contains many redundant operations as it is only intended to show how each C statement could have been compiled independently of its context. The function prolog is not shown, and it is assumed that it has loaded the address of the literal pool in register 13.

Data objects

This section describes only objects with static storage duration. It excludes stack-resident objects because programs always compute their virtual addresses relative to the stack or frame pointers.

Because zSeries instructions cannot hold 64-bit addresses directly, a program has to build an address in a register and access memory through that register. In order to do so a function normally has a literal pool that holds the addresses of data objects used by the function. Register 13 is set up in the function prolog to point to the start of this literal pool.

Position-independent code cannot contain absolute addresses. In order to access a local symbol the literal pool contains the (signed) offset of the symbol relative to the start of the pool. Combining the offset loaded from the literal pool with the address in register 13 gives the absolute address of the local symbol. In the case of a global symbol the address of the symbol has to be loaded from the Global Offset Table. The offset in the GOT can either be contained in the instruction itself or in the literal pool. See Figure 25 on page 27 for an example.

Figure 24. Code for profiling

```assembly
STMG 7,15,56(15) # Save callers registers
LGR 1,15 # Stack pointer
AGHI 15,-160 # Allocate new
STG 1,0(15) # Save backchain
LGR 11,15 # Local stack pointer
.data
.align 4
.LP0: .quad 0 # Profile counter
.text
STG 14,8(15) # Preserve r14
LARL 1,.LPO # Load address of profile counter
BRASL 14,_mcount # Branch to _mcount
LG 14,8(15) # Restore r14
```

Figure 24. Code for profiling

Data objects

This section describes only objects with static storage duration. It excludes stack-resident objects because programs always compute their virtual addresses relative to the stack or frame pointers.

Because zSeries instructions cannot hold 64-bit addresses directly, a program has to build an address in a register and access memory through that register. In order to do so a function normally has a literal pool that holds the addresses of data objects used by the function. Register 13 is set up in the function prolog to point to the start of this literal pool.

Position-independent code cannot contain absolute addresses. In order to access a local symbol the literal pool contains the (signed) offset of the symbol relative to the start of the pool. Combining the offset loaded from the literal pool with the address in register 13 gives the absolute address of the local symbol. In the case of a global symbol the address of the symbol has to be loaded from the Global Offset Table. The offset in the GOT can either be contained in the instruction itself or in the literal pool. See Figure 25 on page 27 for an example.

Figure 25 through Figure 27 show sample assembly language equivalents to C language code for absolute and position-independent compilations. It is assumed that all shared objects are compiled as position-independent and only executable modules may have absolute addresses. The code in the figures contains many redundant operations as it is only intended to show how each C statement could have been compiled independently of its context. The function prolog is not shown, and it is assumed that it has loaded the address of the literal pool in register 13.

Data objects

This section describes only objects with static storage duration. It excludes stack-resident objects because programs always compute their virtual addresses relative to the stack or frame pointers.

Because zSeries instructions cannot hold 64-bit addresses directly, a program has to build an address in a register and access memory through that register. In order to do so a function normally has a literal pool that holds the addresses of data objects used by the function. Register 13 is set up in the function prolog to point to the start of this literal pool.

Position-independent code cannot contain absolute addresses. In order to access a local symbol the literal pool contains the (signed) offset of the symbol relative to the start of the pool. Combining the offset loaded from the literal pool with the address in register 13 gives the absolute address of the local symbol. In the case of a global symbol the address of the symbol has to be loaded from the Global Offset Table. The offset in the GOT can either be contained in the instruction itself or in the literal pool. See Figure 25 on page 27 for an example.

Figure 25 through Figure 27 show sample assembly language equivalents to C language code for absolute and position-independent compilations. It is assumed that all shared objects are compiled as position-independent and only executable modules may have absolute addresses. The code in the figures contains many redundant operations as it is only intended to show how each C statement could have been compiled independently of its context. The function prolog is not shown, and it is assumed that it has loaded the address of the literal pool in register 13.

Data objects

This section describes only objects with static storage duration. It excludes stack-resident objects because programs always compute their virtual addresses relative to the stack or frame pointers.

Because zSeries instructions cannot hold 64-bit addresses directly, a program has to build an address in a register and access memory through that register. In order to do so a function normally has a literal pool that holds the addresses of data objects used by the function. Register 13 is set up in the function prolog to point to the start of this literal pool.

Position-independent code cannot contain absolute addresses. In order to access a local symbol the literal pool contains the (signed) offset of the symbol relative to the start of the pool. Combining the offset loaded from the literal pool with the address in register 13 gives the absolute address of the local symbol. In the case of a global symbol the address of the symbol has to be loaded from the Global Offset Table. The offset in the GOT can either be contained in the instruction itself or in the literal pool. See Figure 25 on page 27 for an example.

Figure 25 through Figure 27 show sample assembly language equivalents to C language code for absolute and position-independent compilations. It is assumed that all shared objects are compiled as position-independent and only executable modules may have absolute addresses. The code in the figures contains many redundant operations as it is only intended to show how each C statement could have been compiled independently of its context. The function prolog is not shown, and it is assumed that it has loaded the address of the literal pool in register 13.
### Figure 25. Absolute addressing

<table>
<thead>
<tr>
<th>C</th>
<th>zSeries machine instructions (Assembler)</th>
</tr>
</thead>
<tbody>
<tr>
<td>extern int src;</td>
<td>LARL 1,dst</td>
</tr>
<tr>
<td>extern int dst;</td>
<td>LARL 2,src</td>
</tr>
<tr>
<td>extern int *ptr;</td>
<td>MVC 0(4,1),0(2)</td>
</tr>
<tr>
<td>dst = src;</td>
<td></td>
</tr>
<tr>
<td>ptr = &amp;dst;</td>
<td></td>
</tr>
<tr>
<td>*ptr = src;</td>
<td></td>
</tr>
</tbody>
</table>

### Figure 26. Small model position-independent addressing

<table>
<thead>
<tr>
<th>C</th>
<th>zSeries machine instructions (Assembler)</th>
</tr>
</thead>
<tbody>
<tr>
<td>extern int src;</td>
<td>LARL 12,<em>GLOBAL_OFFSET_TABLE</em></td>
</tr>
<tr>
<td>extern int dst;</td>
<td>LG 1,dst@GOT12(12)</td>
</tr>
<tr>
<td>extern int *ptr;</td>
<td>LG 2,src@GOT12(12)</td>
</tr>
<tr>
<td>dst = src;</td>
<td>LGF 3,0(2)</td>
</tr>
<tr>
<td>ptr = &amp;dst;</td>
<td>ST 3,0(1)</td>
</tr>
<tr>
<td>*ptr = src;</td>
<td></td>
</tr>
</tbody>
</table>

Chapter 1. Low-level system information 27
Programs can use the z/Architecture BRASL instruction to make direct function calls. A BRASL instruction has a self-relative branch displacement that can reach 4 GBytes in either direction. To call functions beyond this limit (inter-module calls) load the address in a register and use the BASR instruction for the call. Register 14 is used as the first operand of BASR to hold the return address as shown in Figure 28 on page 29.

The called function may be in the same module (executable or shared object) as the caller, or it may be in a different module. In the former case, if the called function is not in a shared object, the linkage editor resolves the symbol. In all other cases the linkage editor cannot directly resolve the symbol. Instead the linkage editor generates “glue” code and resolves the symbol to point to the glue code. The dynamic linker will provide the real address of the function in the Global Offset Table. The glue code loads this address and branches to the function itself. See “Procedure Linkage Table” on page 46 for more details.

### Function calls

<table>
<thead>
<tr>
<th>C</th>
<th>zSeries Assembler</th>
</tr>
</thead>
<tbody>
<tr>
<td>extern int src;</td>
<td>LARL 2,dst@GOT</td>
</tr>
<tr>
<td>extern int dst;</td>
<td>LG 2,0(2)</td>
</tr>
<tr>
<td>extern int *ptr;</td>
<td>LARL 3,src@GOT</td>
</tr>
<tr>
<td></td>
<td>LG 3,0(3)</td>
</tr>
<tr>
<td>dst = src;</td>
<td>MVC 0(4,2),0(3)</td>
</tr>
<tr>
<td>ptr = &amp;dst;</td>
<td>LARL 2,ptr@GOT</td>
</tr>
<tr>
<td></td>
<td>LG 2,0(2)</td>
</tr>
<tr>
<td></td>
<td>LARL 3,dst@GOT</td>
</tr>
<tr>
<td></td>
<td>LG 3,0(3)</td>
</tr>
<tr>
<td></td>
<td>STG 3,0(2)</td>
</tr>
<tr>
<td>*ptr = src;</td>
<td>LARL 2,ptr@GOT</td>
</tr>
<tr>
<td></td>
<td>LG 2,0(2)</td>
</tr>
<tr>
<td></td>
<td>LG 1,0(2)</td>
</tr>
<tr>
<td></td>
<td>LARL 3,src@GOT</td>
</tr>
<tr>
<td></td>
<td>LG 3,0(3)</td>
</tr>
<tr>
<td></td>
<td>MVC 0(4,1),0(3)</td>
</tr>
</tbody>
</table>

Figure 27. Large model position-independent addressing
C | zSeries machine instructions (Assembler)
---|---
```
extern void func();
extern void (*ptr)();

ptr = func;
LARL 1,ptr
LARL 2,func
STG 2,0(1)

func();
BRASL 14,func

(*ptr)();
LARL 1,ptr
LG 1,0(1)
BASR 14,1
```

Figure 28. Absolute function call

C | zSeries machine instructions (Assembler)
---|---
```
extern void func();
extern void (*ptr)();

ptr = func;
LARL 12,GLOBAL_OFFSET_TABLE_
LG 1,ptr@GOT12(12)
LG 2,func@GOT12(12)
STG 2,0(1)

func();
BRASL 14,func@PLT

(*ptr)();
LARL 12,GLOBAL_OFFSET_TABLE_
LG 1,ptr@GOT12(12)
LG 1,0(1)
BASR 14,1
```

Figure 29. Small model position-independent function call

C | zSeries machine instructions (Assembler)
---|---
```
extern void func();
extern void (*ptr)();

ptr = func;
LARL 2,ptr@GOT
LG 2,0(2)
LARL 3,func@GOT
LG 3,0(3)
STG 3,0(2)

func();
BRASL 14,func@PLT

(*ptr)();
LARL 2,ptr@GOT
LG 2,0(2)
LG 2,0(2)
BASR 14,2
```

Figure 30. Large model position-independent function call
**Branching**

Programs use branch instructions to control their execution flow. z/Architecture has a variety of branch instructions. The most commonly used of these performs a self-relative jump with a 128-Kbyte range (up to 64 Kbytes in either direction). For large functions another self-relative jump is available with a range of 4 Gbytes (up to 2 Gbytes in either direction).

<table>
<thead>
<tr>
<th>C</th>
<th>zSeries machine instructions (Assembler)</th>
</tr>
</thead>
<tbody>
<tr>
<td>label:</td>
<td>.L01:</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>goto label;</td>
<td>BRC 15,.L01</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>farlabel:</td>
<td>.L02:</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>goto farlabel;</td>
<td>BRCL 15,.L02</td>
</tr>
</tbody>
</table>

**Figure 31. Branch instruction**

C language switch statements provide multi-way selection. When the case labels of a switch statement satisfy grouping constraints the compiler implements the selection with an address table. The following examples use several simplifying conventions to hide irrelevant details:
1. The selection expression resides in register 2.
2. The case label constants begin at zero.
3. The case labels, the default, and the address table use assembly names .Lcasei, .Ldef and .Ltab respectively.

<table>
<thead>
<tr>
<th>C</th>
<th>zSeries machine instructions (Assembler)</th>
</tr>
</thead>
<tbody>
<tr>
<td>switch(j)</td>
<td>LGHI 1,3</td>
</tr>
<tr>
<td>{</td>
<td>CLGR 2,1</td>
</tr>
<tr>
<td>case 0:</td>
<td>BRC 2,.Ldef</td>
</tr>
<tr>
<td>...</td>
<td>SLLG 2,2,3</td>
</tr>
<tr>
<td>case 1:</td>
<td>LARL 1,.Ltab</td>
</tr>
<tr>
<td>...</td>
<td>LG 3,0(1,2)</td>
</tr>
<tr>
<td>case 3:</td>
<td>BR 3</td>
</tr>
<tr>
<td>...</td>
<td>.Ltab: .quad .Lcase0</td>
</tr>
<tr>
<td>default:</td>
<td>.quad .Lcase1</td>
</tr>
<tr>
<td>...</td>
<td>.quad .Ldef</td>
</tr>
<tr>
<td>...</td>
<td>.quad .Lcase3</td>
</tr>
</tbody>
</table>

**Figure 32. Absolute switch code**
Dynamic stack space allocation

The GNU C compiler, and most recent compilers, support dynamic stack space allocation via `alloca`.

Figure 34 shows the stack frame before and after dynamic stack allocation. The local variables area is used for storage of function data, such as local variables, whose sizes are known to the compiler. This area is allocated at function entry and does not change in size or position during the function’s activation.

Data in the parameter list area are naturally addressed at constant offsets from the stack pointer. However, in the presence of dynamic stack allocation, the offsets from the stack pointer to the data in the local variables area are not constant. To provide addressability a frame pointer is established to locate the local variables area consistently throughout the function’s activation.

Dynamic stack allocation is accomplished by "opening" the stack just above the parameter list area. The following steps show the process in detail:

1. After a new stack frame is acquired, and before the first dynamic space allocation, a new register, the frame pointer or FP, is set to the value of the stack pointer. The frame pointer is used for references to the function’s local, non-static variables. The frame pointer does not change during the execution of a function, even though the stack pointer may change as a result of dynamic allocation.

2. The amount of dynamic space to be allocated is rounded up to a multiple of 8 bytes, so that 8-byte stack alignment is maintained.

3. The stack pointer is decreased by the rounded byte count, and the address of the previous stack frame (the back chain) may be stored at the word addressed
by the new stack pointer. The back chain is not necessary to restore from this allocation at the end of the function since the frame pointer can be used to restore the stack pointer.

Figure 34 is a snapshot of the stack layout after the prolog code has dynamically extended the stack frame.

The above process can be repeated as many times as desired within a single function activation. When it is time to return, the stack pointer is set to the value of the back chain, thereby removing all dynamically allocated stack space along with the rest of the stack frame. Naturally, a program must not reference the dynamically allocated stack area after it has been freed.

Even in the presence of signals, the above dynamic allocation scheme is "safe." If a signal interrupts allocation, one of three things can happen:

- The signal handler can return. The process then resumes the dynamic allocation from the point of interruption.
- The signal handler can execute a non-local goto or a jump. This resets the process to a new context in a previous stack frame, automatically discarding the dynamic allocation.
- The process can terminate.
Regardless of when the signal arrives during dynamic allocation, the result is a consistent (though possibly dead) process.

**DWARF definition**

This section defines the “Debug with Arbitrary Record Format” (DWARF) debugging format for the zSeries processor family. The zSeries ABI does not define a debug format. However, all systems that do implement DWARF shall use the following definitions.

DWARF is a specification developed for symbolic source-level debugging. The debugging information format does not favor the design of any compiler or debugger.

The DWARF definition requires some machine-specific definitions. The register number mapping is specified for the zSeries processors in Table 7.

*Table 7. DWARF register number mapping*

<table>
<thead>
<tr>
<th>DWARF number</th>
<th>zSeries register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0-15</td>
<td>gpr0-gpr15</td>
</tr>
<tr>
<td>16</td>
<td>fpr0</td>
</tr>
<tr>
<td>17</td>
<td>fpr2</td>
</tr>
<tr>
<td>18</td>
<td>fpr4</td>
</tr>
<tr>
<td>19</td>
<td>fpr6</td>
</tr>
<tr>
<td>20</td>
<td>fpr1</td>
</tr>
<tr>
<td>21</td>
<td>fpr3</td>
</tr>
<tr>
<td>22</td>
<td>fpr5</td>
</tr>
<tr>
<td>23</td>
<td>fpr7</td>
</tr>
<tr>
<td>24</td>
<td>fpr8</td>
</tr>
<tr>
<td>25</td>
<td>fpr10</td>
</tr>
<tr>
<td>26</td>
<td>fpr12</td>
</tr>
<tr>
<td>27</td>
<td>fpr14</td>
</tr>
<tr>
<td>28</td>
<td>fpr9</td>
</tr>
<tr>
<td>29</td>
<td>fpr11</td>
</tr>
<tr>
<td>30</td>
<td>fpr13</td>
</tr>
<tr>
<td>31</td>
<td>fpr15</td>
</tr>
<tr>
<td>32–47</td>
<td>cr0-cr15</td>
</tr>
<tr>
<td>48–63</td>
<td>ar0-ar15</td>
</tr>
<tr>
<td>64</td>
<td>PSW mask</td>
</tr>
<tr>
<td>65</td>
<td>PSW address</td>
</tr>
</tbody>
</table>
Chapter 2. Object files

This section describes the Executable and Linking Format (ELF).

**ELF Header**

**Machine Information**
For file identification in e_ident the zSeries processor family requires the values shown in Table 8.

<table>
<thead>
<tr>
<th>Position</th>
<th>Value</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>e_ident[EI_CLASS]</td>
<td>ELFCLASS64</td>
<td>For all 64bit implementations</td>
</tr>
<tr>
<td>e_ident[EI_DATA]</td>
<td>ELFDATA64MSB</td>
<td>For all Big-Endian implementations</td>
</tr>
</tbody>
</table>

The ELF header’s e_flags field holds bit flags associated with the file. Since the zSeries processor family defines no flags, this member contains zero.

Processor identification resides in the ELF header’s e_machine field and must have the value 22, defined as the name EM_S390.

**Sections**

**Special Sections**
Various sections hold program and control information. The sections listed in Table 9 are used by the system and have the types and attributes shown.

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Attributes</th>
</tr>
</thead>
<tbody>
<tr>
<td>.got</td>
<td>SHT_PROGBITS</td>
<td>SHF_ALLOC + SHF_WRITE</td>
</tr>
<tr>
<td>.plt</td>
<td>SHT_PROGBITS</td>
<td>SHF_ALLOC + SHF_WRITE + SHF_EXECINSTR</td>
</tr>
</tbody>
</table>

Special sections are described in Table 10.

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>.got</td>
<td>This section holds the Global Offset Table, or GOT. See Coding examples on page 22 and Global Offset Table on page 45 for more information.</td>
</tr>
<tr>
<td>.plt</td>
<td>This section holds the Procedure Linkage Table, or PLT. See Procedure Linkage Table on page 4d for more information.</td>
</tr>
</tbody>
</table>
Symbol Table

Symbol Values
If an executable file contains a reference to a function defined in one of its associated shared objects, the symbol table section for the file will contain an entry for that symbol. The st_shndx field of that symbol table entry contains SHN_UNDEF. This informs the dynamic linker that the symbol definition for that function is not contained in the executable file itself. If that symbol has been allocated a Procedure Linkage Table entry in the executable file, and the st_value field for that symbol table entry is nonzero, the value is the virtual address of the first instruction of that PLT entry. Otherwise the st_value field contains zero. This PLT entry address is used by the dynamic linker in resolving references to the address of the function. See "Function Addresses" on page 46 for details.

Relocation

Relocation Types
Relocation entries describe how to alter the instruction and data relocation fields shown in Figure 35 (bit numbers appear in the lower box corners; byte numbers appear in the upper left box corners).

```
0   | 1  | 2  | 3  | 4  | 5  | 6  | 7
0   | 1  | 2  | 3  | 4quad64
0   | 1  | 2  | 3  | 4word32
0   | 1  | 2  | 3  | 4pc32
0   | 1  | 2  | 3  | 4half16
0   | 1  | 2  | 3  | 4pc16
0   | 1  | 2  | 3  | 4lowl2
0   | 1  | 2  | 3  | 4byte8
```

Figure 35. Relocation Fields

quad64 This specifies a 64-bit field occupying 8 bytes, the alignment of which is 4 bytes unless otherwise specified.

word32 This specifies a 32-bit field occupying 4 bytes, the alignment of which is 4 bytes unless otherwise specified.

pc32 This specifies a 32-bit field occupying 4 bytes with 2-byte alignment. The signed value in this field is shifted to the left by 1 before it is used as a program counter relative displacement (for example, the immediate field of a "Load Address Relative Long" instruction).
**half16** This specifies a 16-bit field occupying 2 bytes with 2-byte alignment (for example, the immediate field of an “Add Halfword Immediate” instruction).

**pc16** This specifies a 16-bit field occupying 2 bytes with 2-byte alignment. The signed value in this field is shifted to the left by 1 before it is used as a program counter relative displacement (for example, the immediate field of an "Branch Relative" instruction).

**low12** This specifies a 12-bit field contained within a halfword with a 2-byte alignment. The 12 bit unsigned value is the displacement of a memory reference.

**byte8** This specifies a 8-bit field with a 1-byte alignment.

Calculations in [Table 11 on page 38](#) assume the actions are transforming a relocatable file into either an executable or a shared object file. Conceptually, the linkage editor merges one or more relocatable files to form the output. It first determines how to combine and locate the input files, next it updates the symbol values, and then it performs relocations.

Relocations applied to executable or shared object files are similar and accomplish the same result. The following notations are used in [Table 11 on page 38](#):

- **A** Represents the addend used to compute the value of the relocatable field.

- **B** Represents the base address at which a shared object has been loaded into memory during execution. Generally, a shared object file is built with a 0 base virtual address, but the execution address will be different.

- **G** Represents the section offset or address of the Global Offset Table. See “Coding examples” on page 22 and “Global Offset Table” on page 45 for more information.

- **L** Represents the section offset or address of the Procedure Linkage Table entry for a symbol. A PLT entry redirects a function call to the proper destination. The linkage editor builds the initial PLT. See “Procedure Linkage Table” on page 46 for more information.

- **O** Represents the offset into the GOT at which the address of the relocation entry’s symbol will reside during execution. See “Coding examples” on page 22 and “Global Offset Table” on page 45 for more information.

- **P** Represents the place (section offset or address) of the storage unit being relocated (computed using r_offset).

- **R** Represents the offset of the symbol within the section in which the symbol is defined (its section-relative address).

- **S** Represents the value of the symbol whose index resides in the relocation entry.

Relocation entries apply to bytes, halfwords or words. In either case, the r_offset value designates the offset or virtual address of the first byte of the affected storage unit. The relocation type specifies which bits to change and how to calculate their values. The zSeries family uses only the Elf64 Rela relocation entries with explicit addends. For the relocation entries, the r_addend field serves as the relocation addend. In all cases, the offset, addend, and the computed result use the byte order specified in the ELF header.
The following general rules apply to the interpretation of the relocation types in Table 11:

- "+" and "-" denote 64-bit modulus addition and subtraction, respectively. ">>" denotes arithmetic right-shifting (shifting with sign copying) of the value of the left operand by the number of bits given by the right operand.

- For relocation type half16, the upper 48 bits of the value computed must be all ones or all zeroes. For relocation type pc16, the upper 47 bits of the value computed must be all ones or all zeroes and the lowest bit must be zero. For relocation type pc32, the upper 31 bits of the value computed must be all ones or all zeroes and the lowest bit must be zero. For relocation type low12, the upper 52 bits of the value computed must all be zero and for relocation type byte8, the upper 56 bits of the value computed must all be zero.

- Reference in a calculation to the value $G$ or $O$ implicitly creates a GOT entry for the indicated symbol and a reference to $L$ implicitly creates a PLT entry.

<table>
<thead>
<tr>
<th>Name</th>
<th>Value</th>
<th>Field</th>
<th>Calculation</th>
</tr>
</thead>
<tbody>
<tr>
<td>R_390_NONE</td>
<td>0</td>
<td>none</td>
<td>none</td>
</tr>
<tr>
<td>R_390_8</td>
<td>1</td>
<td>byte8</td>
<td>$S + A$</td>
</tr>
<tr>
<td>R_390_12</td>
<td>2</td>
<td>low12</td>
<td>$S + A$</td>
</tr>
<tr>
<td>R_390_16</td>
<td>3</td>
<td>half16</td>
<td>$S + A$</td>
</tr>
<tr>
<td>R_390_32</td>
<td>4</td>
<td>word32</td>
<td>$S + A$</td>
</tr>
<tr>
<td>R_390_PC32</td>
<td>5</td>
<td>word32</td>
<td>$S + A - P$</td>
</tr>
<tr>
<td>R_390_GOT12</td>
<td>6</td>
<td>low12</td>
<td>$O + A$</td>
</tr>
<tr>
<td>R_390_GOT32</td>
<td>7</td>
<td>word32</td>
<td>$O + A$</td>
</tr>
<tr>
<td>R_390_PLT32</td>
<td>8</td>
<td>word32</td>
<td>$L + A$</td>
</tr>
<tr>
<td>R_390_COPY</td>
<td>9</td>
<td>none</td>
<td>(see below)</td>
</tr>
<tr>
<td>R_390_GLOB_DAT</td>
<td>10</td>
<td>quad64</td>
<td>$S + A$ (see below)</td>
</tr>
<tr>
<td>R_390_JMP_SLOT</td>
<td>11</td>
<td>none</td>
<td>(see below)</td>
</tr>
<tr>
<td>R_390_RELATIVE</td>
<td>12</td>
<td>quad64</td>
<td>$B + A$ (see below)</td>
</tr>
<tr>
<td>R_390_GOTOFF</td>
<td>13</td>
<td>quad64</td>
<td>$S + A - G$</td>
</tr>
<tr>
<td>R_390_GOTPC</td>
<td>14</td>
<td>quad64</td>
<td>$G + A - P$</td>
</tr>
<tr>
<td>R_390_GOT16</td>
<td>15</td>
<td>half16</td>
<td>$O + A$</td>
</tr>
<tr>
<td>R_390_PC16</td>
<td>16</td>
<td>half16</td>
<td>$S + A - P$</td>
</tr>
<tr>
<td>R_390_PC16DBL</td>
<td>17</td>
<td>pc16</td>
<td>$(S + A - P) &gt;&gt; 1$</td>
</tr>
<tr>
<td>R_390_PLT16DBL</td>
<td>18</td>
<td>pc16</td>
<td>$(L + A - P) &gt;&gt; 1$</td>
</tr>
<tr>
<td>R_390_PC32DBL</td>
<td>19</td>
<td>pc32</td>
<td>$(S + A - P) &gt;&gt; 1$</td>
</tr>
<tr>
<td>R_390_PLT32DBL</td>
<td>20</td>
<td>pc32</td>
<td>$(L + A - P) &gt;&gt; 1$</td>
</tr>
<tr>
<td>R_390_GOTPCDBL</td>
<td>21</td>
<td>pc32</td>
<td>$(G + A - P) &gt;&gt; 1$</td>
</tr>
<tr>
<td>R_390_64</td>
<td>22</td>
<td>quad64</td>
<td>$S + A$</td>
</tr>
<tr>
<td>R_390_PC64</td>
<td>23</td>
<td>quad64</td>
<td>$S + A - P$</td>
</tr>
<tr>
<td>R_390_GOT64</td>
<td>24</td>
<td>quad64</td>
<td>$O + A$</td>
</tr>
<tr>
<td>R_390_PLT64</td>
<td>25</td>
<td>quad64</td>
<td>$L + A$</td>
</tr>
<tr>
<td>R_390_GOTENT</td>
<td>26</td>
<td>pc32</td>
<td>$(G + O + A - P) &gt;&gt; 1$</td>
</tr>
</tbody>
</table>
Table 12. Relocation type descriptions

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>R_390_COPY</td>
<td>The linkage editor creates this relocation type for dynamic linking. Its offset member refers to a location in a writable segment. The symbol table index specifies a symbol that should exist both in the current object file and in a shared object. During execution, the dynamic linker copies data associated with the shared object’s symbol to the location specified by the offset.</td>
</tr>
<tr>
<td>R_390_GLOB_DAT</td>
<td>This relocation type resembles R_390_64, except that it sets a Global Offset Table entry to the address of the specified symbol. This special relocation type allows one to determine the correspondence between symbols and GOT entries.</td>
</tr>
<tr>
<td>R_390_JMP_SLOT</td>
<td>The linkage editor creates this relocation type for dynamic linking. Its offset member gives the location of a Procedure Linkage Table entry. The dynamic linker modifies the PLT entry to transfer control to the designated symbol’s address (see “Procedure Linkage Table” on page 46).</td>
</tr>
<tr>
<td>R_390_RELATIVE</td>
<td>The linkage editor creates this relocation type for dynamic linking. Its offset member gives a location within a shared object that contains a value representing a relative address. The dynamic linker computes the corresponding virtual address by adding the virtual address at which the shared object was loaded to the relative address. Relocation entries for this type must specify 0 for the symbol table index.</td>
</tr>
</tbody>
</table>
This section describes how the Executable and Linking Format (ELF) is used in the construction and execution of programs.

**Program Loading**

As the system creates or augments a process image, it logically copies a file’s segment to a virtual memory segment. When – and if – the system physically reads the file depends on the program’s execution behavior, on the system load, and so on. A process does not require a physical page until it references the logical page during execution, and processes commonly leave many pages unreferenced. Therefore, if physical reads can be delayed they can frequently be dispensed with, improving system performance. To obtain this efficiency in practice, executable and shared object files must have segment images of which the offsets and virtual addresses are congruent modulo the page size.

Virtual addresses and file offsets for the zSeries processor family segments are congruent modulo the system page size. The value of the p_align field of each program header in a shared object file must be a multiple of the system page size. Figure 36 is an example of an executable file assuming an executable program linked with a base address of 0x80000000 (2 Gbytes).

![Figure 36. Executable File Example](image-url)
Table 13. Program Header Segments

<table>
<thead>
<tr>
<th>Member</th>
<th>Text</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>p_type</td>
<td>PT_LOAD</td>
<td>PT_LOAD</td>
</tr>
<tr>
<td>p_offset</td>
<td>0x0</td>
<td>0x1bf58</td>
</tr>
<tr>
<td>p_vaddr</td>
<td>0x80000000</td>
<td>0x8001cf58</td>
</tr>
<tr>
<td>p_paddr</td>
<td>unspecified</td>
<td>unspecified</td>
</tr>
<tr>
<td>p_filesz</td>
<td>0x1bf58</td>
<td>0x17c4</td>
</tr>
<tr>
<td>p_memsz</td>
<td>0x1bf58</td>
<td>0x2578</td>
</tr>
<tr>
<td>p_flags</td>
<td>PF_R+PF_X</td>
<td>PF_R+PF_W</td>
</tr>
<tr>
<td>p_align</td>
<td>0x1000</td>
<td>0x1000</td>
</tr>
</tbody>
</table>

Although the file offsets and virtual addresses are congruent modulo 4 Kbytes for both text and data, up to four file pages can hold impure text or data (depending on page size and file system block size).

- The first text page contains the ELF header, the program header table, and other information.
- The last text page may hold a copy of the beginning of data.
- The first data page may have a copy of the end of text.
- The last data page may contain file information not relevant to the running process.

Logically, the system enforces memory permissions as if each segment were complete and separate; segment addresses are adjusted to ensure that each logical page in the address space has a single set of permissions. In the example in Table 13 the file region holding the end of text and the beginning of data is mapped twice; at one virtual address for text and at a different virtual address for data.

The end of the data segment requires special handling for uninitialized data, which the system defines to begin with zero values. Thus if the last data page of a file includes information beyond the logical memory page, the extraneous data must be set to zero by the loader, rather than to the unknown contents of the executable file. ‘Impurities’ in the other three segments are not logically part of the process image, and whether the system clears them is unspecified. The memory image for the program in Table 13 is presented in Figure 37.
One aspect of segment loading differs between executable files and shared objects. Executable file segments may contain absolute code. For the process to execute correctly, the segments must reside at the virtual addresses assigned when building the executable file, with the system using the `p_vaddr` values unchanged as virtual addresses.

On the other hand, shared object segments typically contain position-independent code. This allows a segment’s virtual address to change from one process to another, without invalidating execution behavior. Though the system chooses virtual addresses for individual processes, it maintains the "relative positions" of the segments. Because position-independent code uses relative addressing between segments, the difference between virtual addresses in memory must match the difference between virtual addresses in the file. *Table 14 on page 44* shows possible
shared object virtual address assignments for several processes, illustrating constant relative positioning. The table also illustrates the base address computations.

Table 14. Shared Object Segment Example for 42-bit address space

<table>
<thead>
<tr>
<th>Source</th>
<th>Text</th>
<th>Data</th>
<th>Base Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>File</td>
<td>0x00000000200</td>
<td>0x0000002a400</td>
<td></td>
</tr>
<tr>
<td>Process 1</td>
<td>0x20000000000</td>
<td>0x2000002a400</td>
<td>0x20000000000</td>
</tr>
<tr>
<td>Process 2</td>
<td>0x20000010000</td>
<td>0x2000003a400</td>
<td>0x20000010000</td>
</tr>
<tr>
<td>Process 3</td>
<td>0x20000020000</td>
<td>0x2000004a400</td>
<td>0x20000020000</td>
</tr>
<tr>
<td>Process 4</td>
<td>0x20000030000</td>
<td>0x2000005a400</td>
<td>0x20000030000</td>
</tr>
</tbody>
</table>
Dynamic Linking

Dynamic Section
Dynamic section entries give information to the dynamic linker. Some of this information is processor-specific, including the interpretation of some entries in the dynamic structure.

**DT_PLTGOT**
The `d_ptr` field of this entry gives the address of the first byte in the Procedure Linkage Table (.PLT in `Procedure Linkage Table` on page 46).

**DT_JMPREL**
This entry is associated with a table of relocation entries for the PLT. For zSeries this entry is mandatory both for executable and shared object files. Moreover, the relocation table’s entries must have a one-to-one correspondence with the PLT. The table of DT_JMPREL relocation entries is wholly contained within the DT_RELA referenced table. See `Procedure Linkage Table` on page 46 for more information.

Global Offset Table
Position-independent code cannot, in general, contain absolute virtual addresses. Global Offset Tables hold absolute addresses in private data, thus making the addresses available without compromising the position-independence and sharability of a program’s text. A program references its GOT using position-independent addressing and extracts absolute values, thus redirecting position-independent references to absolute locations.

When the dynamic linker creates memory segments for a loadable object file, it processes the relocation entries, some of which will be of type R_390_GLOB_DAT, referring to the GOT. The dynamic linker determines the associated symbol values, calculates their absolute addresses, and sets the GOT entries to the proper values. Although the absolute addresses are unknown when the linkage editor builds an object file, the dynamic linker knows the addresses of all memory segments and can thus calculate the absolute addresses of the symbols contained therein.

A GOT entry provides direct access to the absolute address of a symbol without compromising position-independence and sharability. Because the executable file and shared objects have separate GOTs, a symbol may appear in several tables. The dynamic linker processes all the GOT relocations before giving control to any code in the process image, thus ensuring the absolute addresses are available during execution.

The dynamic linker may choose different memory segment addresses for the same shared object in different programs; it may even choose different library addresses for different executions of the same program. Nevertheless, memory segments do not change addresses once the process image is established. As long as a process exists, its memory segments reside at fixed virtual addresses.

The format and interpretation of the Global Offset Table is processor specific. For zSeries the symbol `_GLOBAL_OFFSET_TABLE_` may be used to access the table. The symbol refers to the start of the .got section. Two words in the GOT are reserved:
- The word at `_GLOBAL_OFFSET_TABLE_ [0]` is set by the linkage editor to hold the address of the dynamic structure, referenced with the symbol `_DYNAMIC`. This allows a program, such as the dynamic linker, to find its own dynamic structure.
without having yet processed its relocation entries. This is especially important for the dynamic linker, because it must initialize itself without relying on other programs to relocate its memory image.

- The word at `_GLOBAL_OFFSET_TABLE_`[1] is reserved for future use.

The Global Offset Table resides in the ELF `.got` section.

**Function Addresses**

References to a function address from an executable file and from the shared objects associated with the file must resolve to the same value. References from within shared objects will normally be resolved (by the dynamic linker) to the virtual address of the function itself. References from within the executable file to a function defined in a shared object will normally be resolved (by the linkage editor) to the address of the Procedure Linkage Table entry for that function within the executable file.

To allow comparisons of function addresses to work as expected, if an executable file references a function defined in a shared object, the linkage editor will place the address of the PLT entry for that function in its associated symbol table entry. See `Symbol Values` on page 36 for details. The dynamic linker treats such symbol table entries specially. If the dynamic linker is searching for a symbol and encounters a symbol table entry for that symbol in the executable file, it normally follows these rules:

- If the `st_shndx` field of the symbol table entry is not `SHN_UNDEF`, the dynamic linker has found a definition for the symbol and uses its `st_value` field as the symbol’s address.
- If the `st_shndx` field is `SHN_UNDEF` and the symbol is of type `STT_FUNC` and the `st_value` field is not zero, the dynamic linker recognizes this entry as special and uses the `st_value` field as the symbol’s address.
- Otherwise, the dynamic linker considers the symbol to be undefined within the executable file and continues processing.

Some relocations are associated with PLT entries. These entries are used for direct function calls rather than for references to function addresses. These relocations are not treated specially as described above because the dynamic linker must not redirect PLT entries to point to themselves.

**Procedure Linkage Table**

Much as the Global Offset Table redirects position-independent address calculations to absolute locations, the Procedure Linkage Table redirects position-independent function calls to absolute locations. The linkage editor cannot resolve execution transfers (such as function calls) from one executable or shared object to another, so instead it arranges for the program to transfer control to entries in the PLT. The dynamic linker determines the absolute addresses of the destinations and stores them in the GOT, from which they are loaded by the PLT entry. The dynamic linker can thus redirect the entries without compromising the position-independence and sharability of the program text. Executable files and shared object files have separate PLTs.

As mentioned above, a relocation table is associated with the PLT. The `DT_JMPREL` entry in the `_DYNAMIC` array gives the location of the first relocation entry. The relocation table entries match the PLT entries in a one-to-one correspondence (relocation table entry 1 applies to PLT entry 1 and so on). The relocation type for each entry shall be `R_390_JMP_SLOT`. The relocation offset shall specify the address
of the GOT entry containing the address of the function and the symbol table index shall reference the appropriate symbol.

To illustrate Procedure Linkage Tables, Figure 38 shows how the linkage editor might initialize the PLT when linking a shared executable or shared object.

<table>
<thead>
<tr>
<th>*</th>
<th>PLT for executables (not position independent)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PLT1</td>
<td>BASR 1,0 # Establish base</td>
</tr>
<tr>
<td>BASE1</td>
<td>L 1,AGOTENT-BASE1(1) # Load address of the GOT entry</td>
</tr>
<tr>
<td></td>
<td>L 1,0(0,1) # Load function address from the GOT to r1</td>
</tr>
<tr>
<td></td>
<td>BCR 15,1 # Jump to address</td>
</tr>
<tr>
<td>RET1</td>
<td>BASR 1,0 # Return from GOT first time (lazy binding)</td>
</tr>
<tr>
<td>BASE2</td>
<td>L 1,ASYMOFF-BASE2(1) # Load offset in symbol table to r1</td>
</tr>
<tr>
<td></td>
<td>BRC 15,-x # Jump to start of PLT</td>
</tr>
<tr>
<td></td>
<td>.word 0 # Filler</td>
</tr>
<tr>
<td>AGOTENT</td>
<td>.long ? # Address of the GOT entry</td>
</tr>
<tr>
<td>ASYMOFF</td>
<td>.long ? # Offset into symbol table</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>*</th>
<th>PLT for shared objects (position independent)</th>
</tr>
</thead>
<tbody>
<tr>
<td>PLT1</td>
<td>LARL 1,&lt;fn&gt; @GOTENT # Load address of GOT entry in r1</td>
</tr>
<tr>
<td></td>
<td>LG 1,0(1) # Load function address from the GOT to r1</td>
</tr>
<tr>
<td></td>
<td>BCR 15,1 # Jump to address</td>
</tr>
<tr>
<td>RET1</td>
<td>BASR 1,0 # Return from GOT first time (lazy binding)</td>
</tr>
<tr>
<td>BASE2</td>
<td>LGF 1,ASYMOFF-BASE2(1) # Load offset in symbol table to r1</td>
</tr>
<tr>
<td></td>
<td>BRCL 15,-x # Jump to start of PLT</td>
</tr>
<tr>
<td>ASYMOFF</td>
<td>.long ? # Offset into symbol table</td>
</tr>
</tbody>
</table>

* Figure 38. Procedure Linkage Table Example

As described below the dynamic linker and the program cooperate to resolve symbolic references through the PLT. Again, the details described below are for explanation only. The precise execution-time behavior of the dynamic linker is not specified.

1. The caller of a function in a different shared object transfers control to the start of the PLT entry associated with the function.

2. The first part of the PLT entry loads the address from the GOT entry associated with the function to be called. The control is transferred to the code referenced by the address. If the function has already been called at least once, or lazy binding is not used, then the address found in the GOT is the address of the function.

3. If a function has never been called and lazy binding is used then the address in the GOT points to the second half of the PLT. The second half loads the offset in the symbol table associated with the called function. Control is then transferred to the special first entry of the PLT.

4. This first entry of the PLT entry (Figure 39 on page 48) calls the dynamic linker giving it the offset into the symbol table and the address of a structure that identifies the location of the caller.

5. The dynamic linker finds the real address of the symbol. It will store this address in the GOT entry of the function in the object code of the caller and it will then transfer control to the function.

6. Subsequent calls to the function from this object will find the resolved address in the first half of the PLT entry and will transfer control directly without invoking the dynamic linker.
The `LD_BIND_NOW` environment variable can change dynamic linking behavior. If its value is not null the dynamic linker resolves the function call binding at load time, before transferring control to the program. In other words the dynamic linker processes relocation entries of type `R_390_JMP_SLOT` during process initialization. If `LD_BIND_NOW` is null the dynamic linker evaluates PLT entries lazily, delaying symbol resolution and relocation until the first execution of a table entry.

**Note:** Lazy binding generally improves overall application performance because unused symbols do not incur the overhead of dynamic linking.

Nevertheless, two situations make lazy binding undesirable for some applications:

1. The initial reference to a shared object function takes longer than subsequent calls because the dynamic linker intercepts the call to resolve the symbol, and some applications cannot tolerate this unpredictability.

2. If an error occurs and the dynamic linker cannot resolve the symbol, the dynamic linker will terminate the program. Under lazy binding, this might occur at arbitrary times. Once again, some applications cannot tolerate this unpredictability. By turning off lazy binding, the dynamic linker forces the failure to occur during process initialization, before the application receives control.

---

**Figure 39. Special first entry in Procedure Linkage Table**

```
* # PLT0 for static object (not position-independent)
PLT0  ST  1,28(15) # R1 has offset into symbol table
      BASR 1,0  # Establish base
BASE1 L  1,AGOT-BASE1(1) # Get address of GOT
      MVC 24(4,15),4(1) # Move loader info to stack
      L  1,6(1)  # Get address of loader
      BR 1    # Jump to loader
      .word 0  # Filler
AGOT  .long got # Address of GOT

# PLT0 for shared object (position-independent)
PLT0  STG 1,56(15) # R1 has offset into symbol table
      LARL 1,GLOBAL_OFFSET_TABLE_
      MVC 48(8,15),8(1) # Move loader info (object struct address) to stack
      LG 1,16(12) # Entry address of loader in R1
      BCR 15,1 # Jump to loader
```

---

The `LD_BIND_NOW` environment variable can change dynamic linking behavior. If its value is not null the dynamic linker resolves the function call binding at load time, before transferring control to the program. In other words the dynamic linker processes relocation entries of type `R_390_JMP_SLOT` during process initialization. If `LD_BIND_NOW` is null the dynamic linker evaluates PLT entries lazily, delaying symbol resolution and relocation until the first execution of a table entry.

**Note:** Lazy binding generally improves overall application performance because unused symbols do not incur the overhead of dynamic linking.

Nevertheless, two situations make lazy binding undesirable for some applications:

1. The initial reference to a shared object function takes longer than subsequent calls because the dynamic linker intercepts the call to resolve the symbol, and some applications cannot tolerate this unpredictability.

2. If an error occurs and the dynamic linker cannot resolve the symbol, the dynamic linker will terminate the program. Under lazy binding, this might occur at arbitrary times. Once again, some applications cannot tolerate this unpredictability. By turning off lazy binding, the dynamic linker forces the failure to occur during process initialization, before the application receives control.
Notices

This information was developed for products and services offered in the U.S.A. IBM may not offer the products, services, or features discussed in this document in other countries. Consult your local IBM representative for information about the products and services currently available in your area. Any reference to an IBM product, program, or service is not intended to state or imply that only that IBM product, program, or service may be used. Any functionally equivalent product, program, or service that does not infringe any IBM intellectual property right may be used instead. However, it is the user’s responsibility to evaluate and verify the operation of any non-IBM product, program, or service.

IBM may have patents or pending patent applications covering subject matter described in this document. The furnishing of this document does not give you any license to these patents. You can send license inquiries, in writing, to:

IBM Director of Licensing
IBM Corporation
North Castle Drive
Armonk, NY 10504-1785
U.S.A.

For license inquiries regarding double-byte (DBCS) information, contact the IBM Intellectual Property Department in your country or send inquiries, in writing, to:

IBM World Trade Asia Corporation
Licensing
2-31 Roppongi 3-chome, Minato-ku
Tokyo 106-0032, Japan

The following paragraph does not apply to the United Kingdom or any other country where such provisions are inconsistent with local law:

INTERNATIONAL BUSINESS MACHINES CORPORATION PROVIDES THIS PUBLICATION “AS IS” WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Some states do not allow disclaimer of express or implied warranties in certain transactions, therefore, this statement may not apply to you.

This information could include technical inaccuracies or typographical errors. Changes are periodically made to the information herein; these changes will be incorporated in new editions of the publication. IBM may make improvements and/or changes in the product(s) and/or the program(s) described in this publication at any time without notice.

Any references in this information to non-IBM Web sites are provided for convenience only and do not in any manner serve as an endorsement of those Web sites. The materials at those Web sites are not part of the materials for this IBM product and use of those Web sites is at your own risk.

IBM may use or distribute any of the information you supply in any way it believes appropriate without incurring any obligation to you.
Information concerning non-IBM products was obtained from the suppliers of those products, their published announcements or other publicly available sources. IBM has not tested those products and cannot confirm the accuracy of performance, compatibility or any other claims related to non-IBM products. Questions on the capabilities of non-IBM products should be addressed to the suppliers of those products.

COPYRIGHT LICENSE:

This information contains sample application programs in source language, which illustrate programming techniques on various operating platforms. You may copy, modify, and distribute these sample programs in any form without payment to IBM, for the purposes of developing, using, marketing or distributing application programs conforming to the application programming interface for the operating platform for which the sample programs are written. These examples have not been thoroughly tested under all conditions. IBM, therefore, cannot guarantee or imply reliability, serviceability, or function of these programs. You may copy, modify, and distribute these sample programs in any form without payment to IBM for the purposes of developing, using, marketing, or distributing application programs conforming to IBM’s application programming interfaces.

Programming interface information

This book contains information and examples which are not intended to be used as a programming interface of LINUX for zSeries.

Trademarks

The following terms are trademarks of International Business Machines Corporation in the United States, other countries, or both:

<table>
<thead>
<tr>
<th>IBM</th>
<th>ESA/390</th>
</tr>
</thead>
<tbody>
<tr>
<td>S/390</td>
<td>System/390</td>
</tr>
<tr>
<td>zSeries</td>
<td>z/Architecture</td>
</tr>
</tbody>
</table>

LINUX is a registered trademark of Linus Torvalds and others.

Other company, product, and service names may be trademarks or service marks of others.
Bibliography

Related publications:

- z/Architecture Principles of Operation: SA22-7832
- System V Application Binary Interface
Index

A
absolute code 22
address
  application 16
  function 46
  indirect 26
  mapping 16
  virtual 15, 16, 41, 45
address space 15
aggregates 4
application address 16
arguments 13, 14
  to main 18
arrays 4
auxiliary vector 19
  base address 20
  effective group id 21
  effective user id 21
  end 20
  entries 20
  entry point 21
  entry size 20
  file descriptor 20
  flags 21
  ignore 20
  not ELF 21
  page size 20
  program header table 20
  real group id 21
  real user id 21
  types 19, 35

B
base address, auxiliary vector 20
big-endian 2, 3
binding, lazy 47
bit-fields 6
branch instructions 30
byte ordering
  doubleword 3
  halfword 3
  quadword 3
  word 3

C
calling convention, registers 10
calling sequence, function 9
char type 4, 6
code
  absolute 22
  examples 22
  guidelines 16
  model 23
  position-independent 22
  current instruction address 23

data objects 26
Debug with Arbitrary Record Format (DWARF) 33
doubleword byte ordering 3
dynamic linking 36, 39, 45, 46
dynamic section 45
dynamic segments 16
dynamic stack space allocation 31

E
ELF header 35, 42
entry counting 25
enum type 4, 6
epilog, function 23, 24
exceptions 18

F
file descriptor, auxiliary vector 20
file identification 35
flags, auxiliary vector 21
floating point control register 19
floating point type 4
frame pointer 31
function
  address 46
  allocating dynamic stack 31
  call 28
  calling sequence 9
  epilog 23, 24
  main 18
  prolog 23, 24
  return values 15

G
Global Offset Table (GOT) 10, 23, 26, 28,
  35, 37, 39, 45, 46

H
halfword byte ordering 3
header
  ELF 35, 42
  program 42

I
initial process stack 22
initialization of process 18
int type 4, 6

L
lazy binding 47
link register 23
linkage editor 46
linkage table, procedure 46
linking, dynamic 45, 46
literal pool 10, 26
long long type 4, 6
long type 4, 6

M
main
  arguments 18
  function 18

N
notices 49

O
object file 35, 45

P
page size 15
parameter
  list 31
  passing 12
  pointer
    frame 31
    stack 10, 19, 23, 31
  pointer type 4
position-independent code 22, 45
Principles of Operation 2
problem state 17
Procedure Linkage Table (PLT) 36, 37,
  39, 45, 46
process image 41
process image segments 43
process initialization 18
process stack 16, 19
processor execution mode 17
processor identification 35
profile 25
program base 16
program header 42
program header table, auxiliary vector 20
program loading 41
prolog, function 23, 24

Q
quadword byte ordering 3

R
register
  calling convention 10
  DWARF mapping 33
  floating point 9

© Copyright IBM Corp. 2001
register (continued)
   floating point control 19
   general 9
   link 23
   parameter passing 12
   usage 10, 19
relocation
   entries 36
   types 38
return address 10
return values 15

S
section
   dynamic 45
   special 35
shared object segment 44
short type 4, 6
signal handling 10
signed char type 4, 6
signed int type 4, 6
signed long long type 4, 6
signed long type 4, 6
signed short type 4, 6
space allocation 31
special sections 35
stack 24
   dynamic space allocation 31
   frame 10, 23, 25, 31
   initial process 22
   pointer 10, 19, 23, 31
   process 16, 19
   runtime 10
structures 4
   as return values 15
supervisor state 17
switch 30
symbol
   table 36
   values 36

T
trademarks 50
type
   char 4, 6
   enum 4, 6
   floating point 4
   int 4, 6
   long 4, 6
   long long 4, 6
   pointer 4
   short 4, 6
   signed char 4, 6
   signed int 4, 6
   signed long 4, 6
   signed long long 4, 6
   unsigned char 4, 6
   unsigned int 4, 6
   unsigned long 4, 6
   unsigned long long 4, 6
   unsigned short 4, 6

U
unions 4
unsigned char type 4, 6
unsigned int type 4, 6
unsigned long long type 4, 6
unsigned long type 4, 6
unsigned short type 4, 6
user state 17

V
virtual address 15, 16, 41, 45

W
word byte ordering 3
Readers’ Comments — We’d Like to Hear from You

LINUX for zSeries
ELF Application Binary Interface
Supplement

Publication No. LNX-1107-01

Overall, how satisfied are you with the information in this book?

<table>
<thead>
<tr>
<th>Very Satisfied</th>
<th>Satisfied</th>
<th>Neutral</th>
<th>Dissatisfied</th>
<th>Very Dissatisfied</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

How satisfied are you that the information in this book is:

<table>
<thead>
<tr>
<th>Very Satisfied</th>
<th>Satisfied</th>
<th>Neutral</th>
<th>Dissatisfied</th>
<th>Very Dissatisfied</th>
</tr>
</thead>
<tbody>
<tr>
<td>Complete</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Easy to find</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Easy to understand</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Well organized</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Applicable to your tasks</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Please tell us how we can improve this book:

Thank you for your responses. May we contact you?  □ Yes  □ No

When you send comments to IBM, you grant IBM a nonexclusive right to use or distribute your comments in any way it believes appropriate without incurring any obligation to you.

Name

Company or Organization

Phone No.